Texas Instruments SN74CBTLV3126PWR
- Part No.:
- SN74CBTLV3126PWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBTLV3126PWR.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:29,724
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTLV3126PWR from Texas Instruments is a low-voltage quadruple FET bus switch with independent 5Ω analog switches, rail-to-rail signal switching (0–3.6 V), and Ioff partial-power-down protection. It operates from 2.3 V to 3.6 V and supports hot-swap isolation in JTAG/SPI signal routing applications.
For engineers reviewing the SN74CBTLV3126PWR datasheet, SN74CBTLV3126PWR pinout, SN74CBTLV3126PWR application, or SN74CBTLV3126PWR equivalent, key selection criteria include on-resistance stability across voltage range, guaranteed isolation during power-off, thermal performance in TSSOP-14, and compatibility with 1.8-V/3.3-V logic control interfaces.
Technical Context
The SN74CBTLV3126PWR implements four independent bidirectional FET switches, each controlled by a dedicated active-high OE input. Switch conduction is governed by MOSFET channel resistance, not CMOS logic gates - enabling true analog signal pass-through with minimal distortion and no level-shifting.
Its Ioff specification (≤10 µA at VCC = 0 V) ensures robust backflow prevention when unpowered, and rail-to-rail operation maintains full signal swing across the entire 0–3.6 V I/O range. The device meets JESD 78 Class II latch-up immunity (>100 mA), confirming suitability for industrial and enterprise-grade interconnects.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 5 Ω typical at VCC = 3.3 V, 64 mA - enables low-loss signal routing with <0.32 V drop under full load |
| Supply voltage range | 2.3 V to 3.6 V - compatible with 2.5 V and 3.3 V system rails, excluding 1.8 V-only operation |
| Ioff current | ≤10 µA at VCC = 0 V - prevents damaging back-current during partial power-down or hot-swap |
| Signal voltage range | 0 V to 3.6 V rail-to-rail - supports undistorted transmission of logic, clock, and analog signals |
| Propagation delay (tpd) | 0.15–0.25 ns at VCC = 3.3 V - preserves signal integrity in high-speed digital buses up to ~2 GHz bandwidth |
| Operating temperature | –40 °C to +85 °C - qualified for commercial and industrial ambient environments |
| ESD rating (HBM) | ±2000 V - meets standard handling requirements without additional protection circuitry |
Pinout & Package
TSSOP-14 (PW) package: 5.00 mm × 4.40 mm body, 0.65 mm lead pitch, exposed pad optional (floating or GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE, 3OE, 4OE | Input (active-high enable) | Individually controls switch state per channel; pull low to isolate, high to connect A↔B path |
| 1A–4A, 1B–4B | Bidirectional I/O | Passes signals in either direction with ≤5 Ω resistance; no internal directionality or buffering |
| VCC | Power supply | Single 2.3–3.6 V rail powers all four switches and OE inputs; requires local 0.1 µF decoupling |
| GND | Reference ground | Common return for all channels and control logic; must be low-impedance for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| 5 Ω low on-resistance | Minimizes voltage drop and timing skew across high-speed data lines (e.g., SPI clock/data pairs) |
| Rail-to-rail I/O | Preserves full logic swing (0–3.6 V) without clamping or level translation - critical for mixed-voltage systems |
| Ioff partial-power-down | Enables safe insertion/removal while system remains partially powered - eliminates need for strict power sequencing |
| Standard 126-type pinout | Direct drop-in replacement for legacy 74-series bus switches (e.g., SN74CBT3126) without PCB redesign |
| JESD 78 Class II latch-up | Withstands >100 mA fault current - ensures reliability in noisy or transient-prone industrial environments |
Applications
| Protocol Isolation | Hot-Swap Backplane |
|---|---|
|
Use Scenario: Isolating JTAG debug, SPI flash programming, or GPIO expansion signals between host processor and peripheral modules. IC Role / Device Role / Timing Role: Bidirectional analog switch enabling/disabling signal paths without altering logic levels or adding propagation delay. Use Value: Eliminates need for level shifters or direction-control logic while maintaining sub-nanosecond timing integrity. |
Use Scenario: Enabling live insertion of daughter cards into enterprise server backplanes with active power domains. IC Role / Device Role / Timing Role: Signal gate that blocks leakage and backfeed during card insertion before power stabilization. Use Value: Prevents bus contention and supply rail collapse during hot-plug events - verified by Ioff ≤10 µA at VCC = 0 V. |
| Datacenter Memory Interconnect | Industrial I/O Multiplexing |
|
Use Scenario: Routing address/control lines between multiple DDR memory controllers and shared DIMM slots. IC Role / Device Role / Timing Role: Low-Ron switch preserving signal rise/fall times and minimizing jitter on critical timing paths. Use Value: 5 Ω ron and 0.25 ns tpd ensure setup/hold margins remain intact across multi-GHz memory interfaces. |
Use Scenario: Sharing a single microcontroller UART or CAN interface among multiple field devices via software-selectable routing. IC Role / Device Role / Timing Role: Channel selector providing galvanic isolation between unpowered peripherals and active MCU ports. Use Value: Ioff protection prevents cross-talk and unintended wake-up of dormant sensors or actuators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTLV3245PWR | Octal (8-channel), 3-state outputs with separate DIR pin; higher capacitance (Cio(OFF) = 10 pF vs. 7 pF) | Requires direction control logic; better suited for unidirectional data buses than bidirectional protocol isolation | Choose when expanding channel count beyond 4 or needing explicit direction control instead of independent OE per channel |
| TS3A24159RGTR | Lower ron (0.7 Ω typical), dual SPDT topology, 1.65–3.6 V supply; no Ioff spec (not rated for partial-power-down) | Lacks Ioff protection - unsuitable for hot-swap or mixed-power-domain isolation where VCC may be absent | Prefer only in always-powered, low-Ron analog routing; avoid where power sequencing cannot be guaranteed |
Compared with SN74CBTLV3126PWR, SN74CBTLV3245PWR adds channel density but removes per-channel independence, while TS3A24159RGTR improves conduction loss but forfeits Ioff safety - making SN74CBTLV3126PWR uniquely balanced for robust, isolated, low-latency bidirectional switching.
Availability
SN74CBTLV3126PWR is available at Aetrix Electronics and suitable for enterprise server backplanes, industrial PLC I/O modules, and datacenter memory interconnects requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for SN74CBTLV3126PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 90 years of innovation in high-reliability IC design.
The SN74CBTLV3126PWR belongs to TI's low-voltage logic switch portfolio, engineered specifically for signal integrity preservation and power-domain isolation in high-speed digital infrastructure.
FAQ
What is the maximum continuous current per channel for SN74CBTLV3126PWR?
The SN74CBTLV3126PWR supports up to 128 mA continuous channel current per switch, validated across its full operating temperature range (–40 °C to +85 °C) and supply voltage (2.3 V to 3.6 V). This rating ensures reliable conduction without thermal derating in typical TSSOP-14 PCB layouts with moderate copper pour.
Does SN74CBTLV3126PWR require external pull-up or pull-down resistors on OE pins?
Yes - to guarantee a known high-impedance state during power-up or power-down, each OE pin of the SN74CBTLV3126PWR must be tied to GND via a pull-down resistor. The minimum value depends on the driving source's current-sinking capability, typically 10 kΩ for standard logic drivers, as specified in Section 7.1 of the datasheet.
Can SN74CBTLV3126PWR operate with a 1.8-V supply?
No - the SN74CBTLV3126PWR has a minimum recommended supply voltage of 2.3 V. While absolute maximum ratings allow –0.5 V to 4.6 V, functional operation below 2.3 V is not characterized or guaranteed; 1.8-V systems require alternative switches such as SN74LVC1G3157 or TS5A23157.
Is the thermal pad on the SN74CBTLV3126PWR package required to be soldered?
No - the SN74CBTLV3126PWR (TSSOP-14) does not feature an exposed thermal pad; that structure applies only to VQFN (RGY) and WQFN (BQA) variants. The PW package uses standard gull-wing leads, and thermal dissipation relies on PCB copper area connected to GND and VCC pins per JEDEC MO-153 standards.
How does SN74CBTLV3126PWR achieve rail-to-rail switching?
The SN74CBTLV3126PWR uses complementary FET pairs per channel to enable full-swing conduction from 0 V to VCC (up to 3.6 V). Unlike CMOS transmission gates with threshold-dependent dropout, its architecture maintains low on-resistance across the entire I/O voltage range - confirmed by RON vs. Input Voltage curves in Figures 5-1 and 5-2 of the datasheet.
SN74CBTLV3126PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTLV
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
SN74CBTLV3126PWR FAQ
1.How can I place an order for SN74CBTLV3126PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTLV3126PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTLV3126PWR reliable?
The price and inventory of SN74CBTLV3126PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTLV3126PWR is usually 5 days.
3.What payment methods are accepted for SN74CBTLV3126PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTLV3126PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTLV3126PWR?
SN74CBTLV3126PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTLV3126PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTLV3126PWR?
For technical support, including SN74CBTLV3126PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTLV3126PWR requirements.
6.How does Aetrix verify that SN74CBTLV3126PWR is sourced from the original manufacturer or authorized distributors?
All SN74CBTLV3126PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTLV3126PWR meets industry standards.
7.What is the process for return or replacement of SN74CBTLV3126PWR?
All SN74CBTLV3126PWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTLV3126PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTLV3126PWR part is unused and in its original packaging.
Return procedure for SN74CBTLV3126PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTLV3126PWR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
