Texas Instruments SN74CBTLV3384DW
- Part No.:
- SN74CBTLV3384DW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SN74CBTLV3384DW.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:626
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTLV3384DW from Texas Instruments is a low-voltage 10-bit FET bus switch in SOIC-24 package, featuring 5-Ω typical on-state resistance, rail-to-rail switching across dual 5-bit channels, and Ioff partial-power-down support. It enables high-speed bidirectional data routing in memory expansion, processor interconnect, and hot-swap-capable backplane interfaces.
For engineers reviewing the SN74CBTLV3384DW datasheet, SN74CBTLV3384DW pinout, SN74CBTLV3384DW application, or SN74CBTLV3384DW equivalent, key selection criteria include guaranteed 2.3–3.6 V operation, sub-0.25 ns propagation delay at 3.3 V, Ioff leakage <10 µA during power-off, and SOIC-24 thermal resistance of 46°C/W - critical for dense logic interface designs requiring signal integrity and power sequencing robustness.
Technical Context
The SN74CBTLV3384DW implements two independent 5-bit FET-based analog switches controlled by separate OE inputs, enabling flexible configuration as either dual 5-bit or single 10-bit bus switches. Its CMOS-compatible control logic accepts VIH ≥2.0 V (at VCC = 3.6 V) and VIL ≤0.8 V, with rail-to-rail analog pass capability on all A/B I/O ports.
Each switch channel exhibits matched on-resistance (ron = 5–15 Ω depending on voltage/current), low off-capacitance (Cio(OFF) = 10 pF), and fast enable/disable timing (ten/tdis = 1–4.3 ns). The device meets JESD 17 latch-up immunity (>250 mA) and exceeds JESD 22 ESD ratings (2000-V HBM, 200-V MM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.3 V to 3.6 V - ensures compatibility with 2.5 V and 3.3 V logic domains without level translation. |
| On-State Resistance | 5–15 Ω - minimizes voltage drop and signal distortion in high-speed digital or analog signal routing paths. |
| Propagation Delay | 0.15–0.25 ns at 3.3 V - supports >1 GHz data rates in point-to-point or stubbed bus topologies. |
| Ioff Leakage | <10 µA at VCC = 0 V - prevents backdrive current and maintains isolation during partial power-down sequences. |
| ESD Protection | 2000-V HBM, 200-V MM - eliminates need for external protection diodes in board-level ESD-prone environments. |
| Thermal Resistance θJA | 46°C/W (SOIC-DW) - enables stable operation up to 85°C ambient without forced airflow in compact PCB layouts. |
| Operating Temperature | −40°C to +85°C - qualified for industrial-grade embedded systems and communications infrastructure equipment. |
Pinout & Package
SN74CBTLV3384DW is housed in a 24-pin SOIC (DW) package measuring 15.4 mm × 7.5 mm × 2.35 mm, with standard 1.27 mm lead pitch and RoHS-compliant NiPdAu finish. The package supports manual soldering and reflow per JEDEC Level-1 profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 12, 13, 24 | OE Control Inputs | 1OE and 2OE are active-low enables for respective 5-bit switch banks; tie to VCC via pullup for power-up high-impedance safety. |
| 2–6, 14–18 | A-side I/O Terminals | 1A1–1A5 and 2A1–2A5 serve as bidirectional data ports connected to upstream logic or controller. |
| 7–11, 19–23 | B-side I/O Terminals | 1B1–1B5 and 2B1–2B5 serve as bidirectional data ports connected to downstream bus, memory, or peripheral. |
| 20 | VCC | Single 2.3–3.6 V supply powers both switch banks and control logic; decoupling capacitor required near pin. |
| 11 | GND | Common reference for all signals and internal FET biasing; low-inductance connection essential for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog switching | Supports full 0 V to VCC signal swing on all A/B ports - preserves logic high/low margins in mixed-voltage systems. |
| Ioff partial-power-down protection | Blocks current flow when VCC = 0 V, enabling safe insertion/removal in live backplanes without system reset. |
| Dual independent 5-bit control | Separate 1OE and 2OE inputs allow asynchronous enable/disable of each bus segment - simplifies timing-critical arbitration. |
| Low 10 pF off-capacitance | Minimizes capacitive loading on driven nets, reducing crosstalk and maintaining signal edge fidelity above 500 MHz. |
| JEDEC JESD17 latch-up immunity | Withstands >250 mA transient current - eliminates risk of destructive latch-up in noisy industrial or telecom environments. |
Applications
| Memory Expansion Interface | Processor Local Bus Isolation |
|---|---|
|
Use Scenario: Adding SRAM or Flash memory to microcontroller-based industrial controllers with limited address/data bus pins. IC Role / Device Role: Bidirectional 10-bit bus switch isolating memory data/address lines from MCU during sleep or debug modes. Use Value: Enables zero-latency memory access while preventing bus contention during CPU reset or firmware update sequences. |
Use Scenario: Separating high-speed processor local bus (PLB) from legacy peripherals operating at different voltage levels. IC Role / Device Role: Voltage-transparent signal router between 3.3 V PLB and 2.5 V peripheral interface, with independent OE control. Use Value: Eliminates need for discrete level shifters and reduces BOM count while preserving signal rise/fall times under load. |
| Hot-Swappable Module Backplane | Test Access Port Multiplexing |
|
Use Scenario: Enabling field-replaceable compute modules in telecom line cards where backplane remains powered during module swap. IC Role / Device Role: Ioff-enabled bus switch isolating module's data lanes from active backplane during insertion/removal. Use Value: Prevents disruptive current surges and ground bounce that could crash host controller or corrupt adjacent lanes. |
Use Scenario: Sharing JTAG or SWD debug interface among multiple MCUs on a shared test fixture or development board. IC Role / Device Role: Low-capacitance 10-bit multiplexer steering TCK/TMS/TDO/TDI signals to selected target device. Use Value: Maintains IEEE 1149.1 signal integrity with <10 pF off-capacitance and sub-0.25 ns skew across all routed signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384DW | Higher VCC range (4.5–5.5 V), 7–10 Ω ron, no Ioff support | Requires 5 V supply; unsuitable for partial-power-down systems | Select only for legacy 5 V-only designs where Ioff is not required. |
| SN74LVC1G3157DCKR | Single-channel SPDT, 3.3 V only, 6 Ω ron, 5 pF Cio(OFF) | Limited to 2-bit routing; lacks multi-bit synchronization or dual-OE control | Use for low-pin-count point-to-point switching where density and control granularity are secondary. |
Compared with SN74CBTLV3384DW, SN74CBT3384DW offers higher voltage tolerance but sacrifices Ioff safety and low-voltage compatibility, while SN74LVC1G3157DCKR provides lower capacitance and smaller footprint at the cost of channel count and independent bank control - making SN74CBTLV3384DW optimal for 10-bit synchronized bus isolation in mixed-supply industrial systems.
Availability
SN74CBTLV3384DW is available at Aetrix Electronics and suitable for memory expansion, processor bus isolation, and hot-swap backplane applications requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant sourcing.
Supply support for SN74CBTLV3384DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 90 years of innovation in industrial, automotive, and communications markets.
The SN74CBTLV3384DW belongs to TI's CBTLV low-voltage bus switch family, engineered for high-speed, low-distortion signal routing in space-constrained, power-sensitive digital systems.
FAQ
What is the maximum data rate supported by the SN74CBTLV3384DW?
The SN74CBTLV3384DW achieves 0.15–0.25 ns propagation delay at 3.3 V, supporting clean signal transmission up to 1+ GHz in well-terminated point-to-point configurations. Real-world data rate depends on trace length, load capacitance, and driver strength - but the device reliably handles DDR2/DDR3 address/control buses and PCIe Gen1 sideband signals without added jitter.
Does the SN74CBTLV3384DW require external pull-up resistors on OE pins?
Yes - to ensure high-impedance state during power-up or power-down, OE pins must be tied to VCC through a pull-up resistor. TI specifies minimum resistance based on driver sink capability; a 10-kΩ resistor is commonly used and verified to maintain valid logic thresholds across −40°C to 85°C while minimizing quiescent current in the SN74CBTLV3384DW.
Can the SN74CBTLV3384DW be used with 1.8 V logic signals?
No - the SN74CBTLV3384DW requires VCC between 2.3 V and 3.6 V and does not support 1.8 V operation. Input thresholds scale with VCC (VIH ≥2.0 V at 3.6 V), so 1.8 V signals fall below guaranteed recognition levels. For 1.8 V systems, consider TI's SN74AVC series or level-shifting alternatives instead of the SN74CBTLV3384DW.
How does Ioff functionality protect the SN74CBTLV3384DW during partial power-down?
Ioff limits current flow to <10 µA when VCC = 0 V, regardless of voltage applied to A/B ports. This prevents back-driving powered circuitry through the SN74CBTLV3384DW's FET channels - a critical safeguard in modular systems where one board remains live while another is powered down or removed, avoiding latch-up or damage to upstream drivers.
Is the SN74CBTLV3384DW pin-compatible with other packages in the same family?
Yes - SN74CBTLV3384DW (SOIC-24), SN74CBTLV3384DWR (same SOIC-24 tape-and-reel), SN74CBTLV3384DBQR (SSOP-24), and SN74CBTLV3384DGVR (TVSOP-24) share identical pinout and electrical behavior. Mechanical differences affect thermal performance and PCB layout, but no schematic or firmware changes are needed when migrating between these SN74CBTLV3384DW-compatible variants.
SN74CBTLV3384DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTLV
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
SN74CBTLV3384DW FAQ
1.How can I place an order for SN74CBTLV3384DW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTLV3384DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTLV3384DW reliable?
The price and inventory of SN74CBTLV3384DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTLV3384DW is usually 5 days.
3.What payment methods are accepted for SN74CBTLV3384DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTLV3384DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTLV3384DW?
SN74CBTLV3384DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTLV3384DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTLV3384DW?
For technical support, including SN74CBTLV3384DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTLV3384DW requirements.
6.How does Aetrix verify that SN74CBTLV3384DW is sourced from the original manufacturer or authorized distributors?
All SN74CBTLV3384DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTLV3384DW meets industry standards.
7.What is the process for return or replacement of SN74CBTLV3384DW?
All SN74CBTLV3384DW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTLV3384DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTLV3384DW part is unused and in its original packaging.
Return procedure for SN74CBTLV3384DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTLV3384DW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
