Texas Instruments SN74CBTLV3384PW
- Part No.:
- SN74CBTLV3384PW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBTLV3384PW.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,080
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTLV3384PW from Texas Instruments is a low-voltage 10-bit FET bus switch in TSSOP-24 package, featuring 5-Ω on-state resistance, rail-to-rail switching, and Ioff partial-power-down support. It operates from 2.3 V to 3.6 V and delivers sub-nanosecond propagation delay (0.15 ns typ at 2.5 V), enabling high-speed data path isolation in DDR memory interfaces and PCIe signal routing.
For engineers reviewing the SN74CBTLV3384PW datasheet, SN74CBTLV3384PW pinout, SN74CBTLV3384PW application, or SN74CBTLV3384PW equivalent, key selection criteria include verified 5-Ω ron, dual 5-bit independent enable control, Ioff leakage <10 µA at VCC = 0 V, ESD robustness (2000-V HBM), and TSSOP-24 thermal performance (θJA = 88°C/W).
Technical Context
The SN74CBTLV3384PW implements two independent 5-bit FET-based analog switches with separate OE inputs, allowing flexible configuration as either two 5-bit or one 10-bit bus switch. Its CMOS-compatible control logic supports VIH = 2.0 V min at VCC = 3.6 V and VIL = 0.8 V max, ensuring reliable interfacing with 2.5-V and 3.3-V logic families.
Rail-to-rail analog switching enables bidirectional signal pass-through across A/B ports without level translation. The Ioff circuitry actively blocks current backflow when VCC = 0 V, maintaining isolation between powered and unpowered system domains - critical for hot-swap and partial-power-down architectures.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 3.6 V - compatible with 2.5-V and 3.3-V I/O domains without level shifters |
| ron (Typ) | 5 Ω - minimizes voltage drop and timing skew in high-speed parallel buses |
| tpd (Typ) | 0.15 ns at 2.5 V - preserves signal integrity in >1-GHz data paths |
| Ioff | <10 µA at VCC = 0 V - prevents damaging back-current during power sequencing |
| ESD HBM | 2000 V - meets industrial-grade handling requirements without external protection |
| θJA | 88°C/W - defines thermal derating for continuous 128-mA channel current in TSSOP-24 |
| Operating Temp | −40°C to +85°C - qualified for extended industrial temperature operation |
Pinout & Package
TSSOP-24 package (PW), 7.9 mm × 4.5 mm × 1.2 mm max height, 0.65-mm lead pitch, RoHS-compliant NIPDAU finish, MSL Level-1 (unlimited reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 12, 13, 24 | OE Control Inputs | Pin 1 = 1OE (controls first 5-bit switch); Pin 12 = GND; Pin 13 = VCC; Pin 24 = 2OE (controls second 5-bit switch) |
| 2–6, 14–18 | Data I/O Ports (A-side) | Pins 2–6 = 1A1–1A5; Pins 14–18 = 2A1–2A5 - bidirectional analog signal terminals |
| 7–11, 19–23 | Data I/O Ports (B-side) | Pins 7–11 = 1B1–1B5; Pins 19–23 = 2B1–2B5 - mirror A-side for full bus interconnection |
| 12 | GND | Ground reference for all internal circuitry and ESD protection network |
| 13 | VCC | Single supply input powering both switch banks and control logic |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 5-bit switching | Enables selective isolation of memory address/control vs. data lanes without shared enable constraints |
| Rail-to-rail analog pass-through | Supports full-swing signals from 0 V to VCC without clipping or distortion in mixed-voltage systems |
| Ioff partial-power-down protection | Guarantees <10 µA leakage when VCC = 0 V, eliminating need for external isolation diodes |
| Low 5-Ω on-resistance | Reduces insertion loss and maintains impedance continuity in 50-Ω/60-Ω PCB traces |
| Sub-0.25 ns propagation delay | Preserves setup/hold timing margins in DDR2/DDR3 command/address buses operating up to 400 MHz |
Applications
| Memory Interconnect Isolation | PCIe Gen1 Signal Routing |
|---|---|
Use Scenario: Isolating DDR2 SDRAM command/address bus from CPU during standby mode to reduce leakage. IC Role / Device Role / Timing Role: Bidirectional analog switch enabling/disabling signal flow between controller and memory without level translation. Use Value: Eliminates 128 mA per channel back-current during VCC ramp-down, meeting JEDEC JESD78 latch-up immunity (>250 mA). | Use Scenario: Routing PCIe reference clock and sideband signals through a shared board-level connector with hot-plug capability. IC Role / Device Role / Timing Role: Low-capacitance (Cio(OFF) = 10 pF) bus switch providing signal path enable/disable with minimal jitter addition. Use Value: 0.15 ns tpd and 5-Ω ron maintain <100 fs RMS jitter budget for 100-MHz PCIe REFCLK distribution. |
| FPGA Configuration Bus Switching | Industrial I/O Multiplexing |
Use Scenario: Sharing a single SPI configuration interface among multiple FPGAs on a carrier board. IC Role / Device Role / Timing Role: Dual 5-bit switch allowing independent enable of FPGA-specific configuration lines (CS#, CLK, MOSI). Use Value: Independent OE pins prevent cross-talk between devices; Ioff ensures no current flows into unpowered FPGA banks during reconfiguration. | Use Scenario: Multiplexing 10-channel analog sensor inputs to a single ADC in programmable logic controllers. IC Role / Device Role / Timing Role: Rail-to-rail analog switch passing ±10 V industrial sensor outputs without clipping or offset error. Use Value: 5-Ω ron contributes <0.01% gain error in 1-kΩ source impedance configurations; 2000-V HBM withstands factory ESD events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384PW | Higher VCC range (4.5 V max), 7-Ω ron, no Ioff support | Not suitable for partial-power-down systems; requires external power sequencing controls | Select only if operating above 3.6 V or where Ioff is unnecessary |
| 74LVC1G3157GW | Single-channel SPDT, 3.3-V only, 10-Ω ron, 5-pins | Lacks 10-bit parallel capability; requires 10x footprint and routing for equivalent function | Use only for low-pin-count, space-constrained point-switching - not scalable to bus applications |
Compared with SN74CBTLV3384PW, SN74CBT3384PW trades Ioff safety for higher voltage tolerance, while 74LVC1G3157GW sacrifices integration density and timing performance for minimal footprint - neither offers drop-in replacement capability due to pin count, enable architecture, or power-domain compatibility differences.
Availability
SN74CBTLV3384PW is available at Aetrix Electronics and suitable for DDR2 memory isolation, PCIe sideband routing, and FPGA configuration bus switching requiring stable component supply, long-term industrial temperature support, and guaranteed Ioff-enabled power sequencing.
Supply support for SN74CBTLV3384PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in high-reliability interface solutions.
The SN74CBTLV3384PW belongs to TI's CBTLV low-voltage bus switch family, engineered specifically for high-speed digital system interconnects requiring minimal propagation delay, rail-to-rail signal fidelity, and robust partial-power-down behavior.
FAQ
What is the maximum continuous current rating per channel for the SN74CBTLV3384PW?
The SN74CBTLV3384PW supports a continuous channel current of 128 mA per switch path, validated under recommended operating conditions (VCC = 2.3 V to 3.6 V, TA = −40°C to +85°C). This rating assumes proper PCB thermal design using the TSSOP-24 package's 88°C/W junction-to-ambient thermal resistance and adequate copper pour area.
Does the SN74CBTLV3384PW require external pull-up resistors on its OE pins?
Yes - to ensure high-impedance state during power-up or power-down, OE pins of the SN74CBTLV3384PW must be tied to VCC via external pull-up resistors. The minimum resistor value depends on the driving circuit's current-sinking capability; TI recommends verifying against the device's IOL specification (64 mA max) to avoid excessive loading.
Can the SN74CBTLV3384PW operate with a 2.5-V supply and interface with 3.3-V logic signals?
Yes - the SN74CBTLV3384PW supports rail-to-rail switching and accepts input voltages from 0 V to VCC. At VCC = 2.5 V, it safely passes 3.3-V signals on A/B ports because its absolute maximum input voltage is 4.6 V, and its I/O structure is designed for overvoltage-tolerant analog pass-through without damage or latch-up.
How does the Ioff feature of the SN74CBTLV3384PW protect system-level power domains?
The Ioff feature of the SN74CBTLV3384PW limits leakage current to <10 µA when VCC = 0 V and any I/O terminal is biased between 0 V and 3.6 V. This prevents back-current flow from powered subsystems into unpowered ones - a critical safeguard in multi-rail systems like server motherboards where CPU, memory, and I/O rails power up/down asynchronously.
What is the typical on-state resistance (ron) of the SN74CBTLV3384PW and how does it vary with supply voltage?
The SN74CBTLV3384PW has a typical on-state resistance of 5 Ω at VCC = 2.5 V and 24 mA test current, and 5 Ω at VCC = 3.3 V under identical conditions. This flat ron profile across the 2.3–3.6 V range ensures consistent signal attenuation and timing behavior regardless of supply tolerance or droop, simplifying high-speed timing margin analysis.
SN74CBTLV3384PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTLV
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
SN74CBTLV3384PW FAQ
1.How can I place an order for SN74CBTLV3384PW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTLV3384PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTLV3384PW reliable?
The price and inventory of SN74CBTLV3384PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTLV3384PW is usually 5 days.
3.What payment methods are accepted for SN74CBTLV3384PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTLV3384PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTLV3384PW?
SN74CBTLV3384PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTLV3384PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTLV3384PW?
For technical support, including SN74CBTLV3384PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTLV3384PW requirements.
6.How does Aetrix verify that SN74CBTLV3384PW is sourced from the original manufacturer or authorized distributors?
All SN74CBTLV3384PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTLV3384PW meets industry standards.
7.What is the process for return or replacement of SN74CBTLV3384PW?
All SN74CBTLV3384PW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTLV3384PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTLV3384PW part is unused and in its original packaging.
Return procedure for SN74CBTLV3384PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTLV3384PW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

