Texas Instruments SN74CBTLV3384PWR
- Part No.:
- SN74CBTLV3384PWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74CBTLV3384PWR.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,743
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTLV3384PWR from Texas Instruments is a low-voltage 10-bit FET bus switch in TSSOP-24 package, featuring 5-Ω on-state resistance, rail-to-rail switching, and Ioff partial-power-down support. It operates from 2.3 V to 3.6 V and delivers sub-nanosecond propagation delay (0.15 ns typical at 2.5 V), enabling high-speed data path isolation in DDR memory interfaces and FPGA I/O expansion.
For engineers reviewing the SN74CBTLV3384PWR datasheet, SN74CBTLV3384PWR pinout, SN74CBTLV3384PWR application, or SN74CBTLV3384PWR equivalent, key selection criteria include guaranteed 5-Ω ron at 2.5 V/3.3 V, dual independent 5-bit enable control, ±1 μA ICC quiescent current, and JESD 22-compliant ESD protection (2000-V HBM).
Technical Context
This device implements ten independent FET-based transmission gates organized as two 5-bit banks, each with dedicated OE control. The switch architecture provides true bidirectional, noninverting signal routing with no internal logic or level translation - signal integrity depends solely on ron, Cio(OFF) (10 pF), and load capacitance.
Its Ioff specification (10 μA max at VCC = 0 V) ensures isolation during partial power-down, preventing backflow current between powered and unpowered system domains. Rail-to-rail operation supports full-swing signals across the entire 2.3–3.6 V supply range without threshold degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.3 V to 3.6 V - enables direct interface with 2.5 V and 3.3 V logic families without level shifters |
| On-State Resistance (ron) | 5 Ω typical at VCC = 2.5 V - minimizes voltage drop and timing skew across 10-bit parallel buses |
| Propagation Delay (tpd) | 0.15 ns typical at 2.5 V - supports >5 GHz effective data rates in short-trace, low-capacitance paths |
| Ioff Current | 10 μA max at VCC = 0 V - guarantees safe hot-insertion and domain isolation during mixed-power sequencing |
| ESD Protection | 2000-V HBM per JESD 22-A114 - eliminates need for external TVS diodes in board-level ESD protection schemes |
| Input Capacitance (Ci) | 4.5 pF - reduces loading on driving sources, preserving signal edge rate in high-speed fanout |
| Off-State Capacitance (Cio(OFF)) | 10 pF - limits crosstalk and capacitive coupling between isolated A/B ports during disable |
Pinout & Package
TSSOP-24 package (PW), 7.9 mm × 4.5 mm × 1.2 mm height, lead pitch 0.65 mm, RoHS-compliant NIPDAU finish, MSL Level-1 (unlimited reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 12, 13, 24 | GND / VCC | Dedicated ground and power pins minimize switching noise coupling; dual VCC/GND pairs reduce IR drop in high-current switching |
| 2–6, 8–11 | 1B1–1B5 / 1A1–1A5 | First 5-bit bidirectional port - A and B terminals are functionally identical; no direction control required |
| 14–18, 20–23 | 2B1–2B5 / 2A1–2A5 | Second 5-bit bidirectional port - electrically isolated from Port 1; enables independent bus segmentation |
| 7, 19 | 1OE / 2OE | Active-low enable inputs - each controls one 5-bit bank; OE tied to VCC via pullup ensures power-up high-impedance state |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog switching | Supports full 0–VCC signal swing without distortion - critical for preserving logic thresholds in mixed-voltage systems |
| Independent dual 5-bit enable control | Enables flexible bus partitioning: use as two isolated 5-bit switches or one consolidated 10-bit path via shared OE |
| Ioff partial-power-down protection | Prevents destructive backfeed current when VCC = 0 V and I/O pins are driven - essential for hot-swap and power-gating designs |
| Low 5-Ω on-resistance | Ensures <10 mV voltage drop at 2 mA per line - maintains signal integrity in parallel bus applications with tight voltage margins |
| Sub-0.25 ns propagation delay | Eliminates timing budget overhead in high-speed interconnects - allows direct insertion into DDR2/DDR3 address/control paths |
Applications
| Memory Interface Isolation | FPGA I/O Expansion |
|---|---|
Use Scenario: Isolating DDR2 command/address lines between memory controller and DIMM slot during initialization or power sequencing. IC Role / Device Role / Timing Role: Bidirectional, low-latency signal pass-through switch with guaranteed ron ≤ 8 Ω and tpd ≤ 0.25 ns. Use Value: Prevents signal reflections and timing violations caused by unterminated stubs while enabling clean power-up sequencing. |
Use Scenario: Expanding FPGA GPIO count by multiplexing multiple peripheral buses onto shared PCB traces. IC Role / Device Role / Timing Role: 10-bit configurable bus gate with independent OE control per 5-bit segment. Use Value: Reduces PCB layer count and routing congestion without adding logic delay or voltage translation overhead. |
| Hot-Swappable Module Interface | Test Access Point Multiplexing |
Use Scenario: Enabling safe insertion/removal of mezzanine cards in industrial PLC backplanes operating at 3.3 V. IC Role / Device Role / Timing Role: Ioff-enabled isolation barrier that blocks backfeed current during card insertion before VCC stabilizes. Use Value: Eliminates need for complex power-sequencing controllers and prevents damage to host-side logic during hot-plug events. |
Use Scenario: Sharing a single JTAG or UART debug port across multiple ASICs on a test board using manual or firmware-controlled switching. IC Role / Device Role / Timing Role: Low-capacitance (Cio(OFF) = 10 pF), low-ron (5 Ω) analog switch with fast enable/disable (ten/tdis ≤ 5.5 ns). Use Value: Preserves signal fidelity and rise/fall times during debug access switching, avoiding false triggers or communication errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384PWR | Higher VCC range (4.5–5.5 V); ron = 7 Ω typical at 5 V; no Ioff support | Requires 5 V supply; unsuitable for partial-power-down or mixed 3.3/2.5 V systems | Select only if legacy 5 V logic compatibility is mandatory and power sequencing isolation is not required |
| SN74LVC1G3157DCKR | Single-channel SPDT; ron = 10 Ω typical at 3.3 V; 5-pin SC70 package | Limited to 1-bit switching; requires 10× devices for 10-bit function; higher board area and BOM count | Use only for point-of-load signal routing where space constraints prohibit multi-bit packages |
Compared with SN74CBTLV3384PWR, SN74CBT3384PWR trades Ioff safety and low-voltage operation for higher drive strength in 5 V systems, while SN74LVC1G3157DCKR offers scalability at the cost of integration density and timing consistency across bit lanes.
Availability
SN74CBTLV3384PWR is available at Aetrix Electronics and suitable for DDR memory interfaces, FPGA I/O expansion, hot-swappable module interconnects, and test access point multiplexing requiring stable component supply across industrial temperature ranges (−40°C to 85°C).
Supply support for SN74CBTLV3384PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability, high-performance components.
The SN74CBTLV3384PWR belongs to TI's CBTLV (low-voltage BiCMOS transistor logic) bus switch family, engineered for high-speed, low-distortion signal routing in memory, processor, and FPGA interconnect applications.
FAQ
What is the maximum operating frequency supported by SN74CBTLV3384PWR?
The SN74CBTLV3384PWR does not specify a maximum clock frequency because it is an analog bus switch, not a clocked logic device. Its usable bandwidth is determined by ron (5 Ω) and Cio(OFF) (10 pF), yielding a −3 dB point >3 GHz for short traces. Signal integrity in practice depends on PCB layout, load capacitance, and edge rate - not internal clocking.
Does SN74CBTLV3384PWR require external pull-up resistors on OE pins?
Yes, SN74CBTLV3384PWR requires pull-up resistors on both 1OE and 2OE pins to ensure high-impedance state during power-up or power-down. TI recommends tying OE to VCC through a resistor sized to sink the driver's output current - minimum value depends on the driving source's current-sinking capability, typically 10 kΩ for standard CMOS drivers.
Can SN74CBTLV3384PWR be used with 1.8 V logic signals?
No, SN74CBTLV3384PWR is not rated for 1.8 V operation. Its recommended VCC range is 2.3 V to 3.6 V, and VIH/VIL thresholds are defined only within that range. Applying 1.8 V VCC violates absolute maximum ratings and risks unreliable switching or increased ron. For 1.8 V systems, consider TI's SN74AVC series or similar 1.8 V–3.3 V tolerant switches.
How does the Ioff feature of SN74CBTLV3384PWR protect system circuitry?
The Ioff feature in SN74CBTLV3384PWR limits current to ≤10 μA when VCC = 0 V and any I/O pin is driven externally. This prevents damaging backflow current from powered downstream circuits into the unpowered switch, protecting both the SN74CBTLV3384PWR and upstream logic during partial power-down, hot-swap, or brownout conditions.
Is SN74CBTLV3384PWR pin-compatible with other packages in the same family?
Yes, SN74CBTLV3384PWR shares identical pinout and functionality with SN74CBTLV3384DBQR (SSOP), SN74CBTLV3384DWR (SOIC), and SN74CBTLV3384DGVR (TVSOP). All variants use the same 24-pin dual-inline arrangement with matching 1OE/2OE, A/B port, VCC, and GND assignments - enabling drop-in replacement across package types without PCB redesign.
SN74CBTLV3384PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTLV
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
SN74CBTLV3384PWR FAQ
1.How can I place an order for SN74CBTLV3384PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTLV3384PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTLV3384PWR reliable?
The price and inventory of SN74CBTLV3384PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTLV3384PWR is usually 5 days.
3.What payment methods are accepted for SN74CBTLV3384PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTLV3384PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTLV3384PWR?
SN74CBTLV3384PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTLV3384PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTLV3384PWR?
For technical support, including SN74CBTLV3384PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTLV3384PWR requirements.
6.How does Aetrix verify that SN74CBTLV3384PWR is sourced from the original manufacturer or authorized distributors?
All SN74CBTLV3384PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTLV3384PWR meets industry standards.
7.What is the process for return or replacement of SN74CBTLV3384PWR?
All SN74CBTLV3384PWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTLV3384PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTLV3384PWR part is unused and in its original packaging.
Return procedure for SN74CBTLV3384PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTLV3384PWR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

