Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBTLV3861PW

Name: SN74CBTLV3861PW
Brand: Texas Instruments
SKU: SN74CBTLV3861PW
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBTLV3861PW

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-TSSOP (0.173", 4.40mm Width)

Datasheet:: SN74CBTLV3861PW.pdf

Description:: IC BUS SWITCH 10 X 1:1 24TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,621

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBTLV3861PW from Texas Instruments is a 10-bit high-speed bus switch IC with rail-to-rail signal switching, 5-Ω on-state resistance, I_off partial-power-down support, and flow-through pinout for optimized PCB layout. It operates from 2.3 V to 3.6 V and is used in hot-swap-capable backplane interfaces and memory expansion subsystems.

For engineers reviewing the SN74CBTLV3861PW datasheet, SN74CBTLV3861PW pinout, SN74CBTLV3861PW application, or SN74CBTLV3861PW equivalent, key selection criteria include its 0.15 ns typical propagation delay, 10 µA I_off leakage at V_CC = 0 V, 24-pin TSSOP package, and OE-controlled bidirectional A/B port isolation.

Technical Context

This device implements ten independent FET-based analog switches in a single-pole double-throw (SPDT) configuration per bit, controlled by a single active-low output enable (OE) input. Each switch exhibits rail-to-rail voltage handling and maintains high-impedance isolation between ports when disabled.

The I_off feature actively blocks current backflow during partial power-down states, ensuring system-level robustness in mixed-voltage domains. Latch-up immunity exceeds 100 mA per JESD 78 Class II, and the flow-through architecture places A1–A10 on one side and B1–B10 on the opposite side to minimize trace crossovers.

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance (r_on)	5 Ω typical at V_CC = 3 V - enables low-insertion-loss signal routing with minimal voltage drop under 24 mA load.
Propagation delay (t_pd)	0.15 ns typical at V_CC = 2.5 V - supports >3 GHz effective data rates in high-speed parallel bus applications.
I_off leakage	10 µA max at V_CC = 0 V, V_I/O = 0–3.6 V - prevents damaging back-current during power sequencing or hot insertion.
Supply voltage range	2.3 V to 3.6 V - compatible with 2.5 V and 3.3 V logic domains without level translation.
Operating temperature	−40°C to +85°C - qualified for industrial-grade embedded systems and communications equipment.
Package thermal resistance (θ_JA)	88°C/W for TSSOP (PW) - defines maximum power dissipation limit of ~143 mW at 85°C ambient.
Input capacitance (C_i)	3 pF - minimizes capacitive loading on driving logic, preserving signal edge integrity.

Pinout & Package

TSSOP-24 (PW) package: 7.9 mm × 4.5 mm body, 0.65 mm pitch, 1.2 mm max height, lead-free NIPDAU finish, MSL Level-1, RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1, 24	No-connect (NC)	Internally unconnected; must remain floating or grounded per layout best practice.
2–11 (A1–A10)	Port A data terminal	Input/output node for first 10-bit bus segment; bidirectional, rail-to-rail capable.
12	GND	Power return reference for all internal circuitry and switch FET sources.
13	V_CC	Positive supply input (2.3–3.6 V); powers internal control logic and switch bias networks.
14	OE	Active-low output enable; drives all 10 switches simultaneously into high-Z state when high.
15–23 (B1–B10)	Port B data terminal	Input/output node for second 10-bit bus segment; electrically identical to Port A.

Key Features

Feature	Design Value
Rail-to-rail analog switching	Supports full V_CC–GND signal swing on both A and B ports without distortion or clipping.
I_off partial-power-down protection	Guarantees <10 µA leakage when V_CC = 0 V, enabling safe operation in multi-rail hot-swap systems.
Flow-through pinout architecture	A1–A10 and B1–B10 placed on opposite sides to eliminate layer jumps and reduce crosstalk in dense layouts.
Latch-up immunity	Exceeds 100 mA per JESD 78 Class II - eliminates risk of destructive latch-up under transient overvoltage.
Low on-state resistance	5 Ω typical ensures <125 mV drop at 24 mA, preserving noise margins in high-speed parallel buses.

Applications

Memory Expansion Interface	Hot-Swap Backplane
Use Scenario: Adding SRAM or Flash memory modules to an embedded controller via shared address/data bus. IC Role / Device Role / Timing Role: Bidirectional bus switch isolating memory module from main processor during insertion/removal. Use Value: Prevents bus contention and back-driving during hot-plug events using I_off and OE-controlled high-Z state.	Use Scenario: Modular line cards in telecom chassis requiring live insertion into powered backplanes. IC Role / Device Role / Timing Role: Signal path gate controlling connectivity between card-side and backplane-side data lanes. Use Value: Enables zero-downtime upgrades via rail-to-rail switching and sub-ns propagation delay.
PCI/PCI-X Bus Isolation	FPGA I/O Expansion Hub
Use Scenario: Segmenting legacy PCI bus segments to reduce capacitive loading and improve timing margin. IC Role / Device Role / Timing Role: Low-resistance, low-capacitance switch inserted between PCI slots and bridge controller. Use Value: Maintains signal integrity with 5 Ω r_on and 3 pF C_i, supporting 33 MHz/66 MHz synchronous operation.	Use Scenario: Expanding I/O count of Xilinx or Intel FPGA by connecting external peripheral banks. IC Role / Device Role / Timing Role: Configurable 10-bit channel multiplexer enabling dynamic reassignment of FPGA I/O pins. Use Value: Delivers deterministic 0.15 ns t_pd and 5 Ω r_on for precise timing-critical peripheral interfacing.

Memory Expansion Interface

Hot-Swap Backplane

Use Scenario: Adding SRAM or Flash memory modules to an embedded controller via shared address/data bus.

IC Role / Device Role / Timing Role: Bidirectional bus switch isolating memory module from main processor during insertion/removal.

Use Value: Prevents bus contention and back-driving during hot-plug events using I_off and OE-controlled high-Z state.

Use Scenario: Modular line cards in telecom chassis requiring live insertion into powered backplanes.

IC Role / Device Role / Timing Role: Signal path gate controlling connectivity between card-side and backplane-side data lanes.

Use Value: Enables zero-downtime upgrades via rail-to-rail switching and sub-ns propagation delay.

PCI/PCI-X Bus Isolation

FPGA I/O Expansion Hub

Use Scenario: Segmenting legacy PCI bus segments to reduce capacitive loading and improve timing margin.

IC Role / Device Role / Timing Role: Low-resistance, low-capacitance switch inserted between PCI slots and bridge controller.

Use Value: Maintains signal integrity with 5 Ω r_on and 3 pF C_i, supporting 33 MHz/66 MHz synchronous operation.

Use Scenario: Expanding I/O count of Xilinx or Intel FPGA by connecting external peripheral banks.

IC Role / Device Role / Timing Role: Configurable 10-bit channel multiplexer enabling dynamic reassignment of FPGA I/O pins.

Use Value: Delivers deterministic 0.15 ns t_pd and 5 Ω r_on for precise timing-critical peripheral interfacing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3861PW	Higher V_CC range (4.5–5.5 V), 7 Ω r_on, no I_off support - requires full power domain coordination.	Best suited for 5 V legacy systems where partial-power-down is not required.	Select only if operating exclusively at 5 V and I_off is unnecessary.
SN74LVC1G3157DBVR	Single-channel SPDT, 3.3 V only, 6 Ω r_on, 15 pF C_i - lower integration, higher capacitance per switch.	Applicable for point-to-point signal gating rather than 10-bit parallel bus routing.	Choose when only one signal needs isolation and board space permits discrete switching.

Compared with SN74CBTLV3861PW, SN74CBT3861PW trades I_off safety for 5 V compatibility, while SN74LVC1G3157DBVR offers granularity at the cost of density and speed - SN74CBTLV3861PW uniquely balances 10-bit parallel throughput, sub-ns timing, and industrial power sequencing robustness.

Availability

SN74CBTLV3861PW is available at Aetrix Electronics and suitable for memory expansion interfaces, hot-swap backplanes, and PCI bus isolation requiring stable component supply across industrial temperature ranges and long production lifecycles.

Supply support for SN74CBTLV3861PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and logic solutions with emphasis on reliability, precision, and energy efficiency.

The SN74CBTLV3861PW belongs to TI's CBTLV (CrossBar TTL) family of high-speed bus switches, engineered specifically for low-latency, low-distortion signal routing in industrial and communications infrastructure.

FAQ

What is the maximum continuous current rating per channel for the SN74CBTLV3861PW?

The SN74CBTLV3861PW supports a continuous channel current of 128 mA per switch, as specified in the Absolute Maximum Ratings table. This rating applies under steady-state conditions with proper thermal management; actual usable current depends on junction temperature rise, which is constrained by the 88°C/W θ_JA of the TSSOP-24 package. For sustained 24 mA operation - typical in parallel bus applications - the device remains well within thermal limits.

Does the SN74CBTLV3861PW require external pull-up resistors on the OE pin?

Yes, to ensure a defined high-impedance state during power-up or power-down, the OE pin of the SN74CBTLV3861PW should be tied to V_CC through a pull-up resistor. The minimum resistor value is determined by the current-sinking capability of the driving source, as stated in the datasheet. A typical value is 10 kΩ, balancing noise immunity and drive strength while avoiding excessive current draw during active-low assertion.

Can the SN74CBTLV3861PW operate with 2.5 V and 3.3 V supplies simultaneously on different ports?

No - the SN74CBTLV3861PW has a single V_CC supply pin and is not designed for dual-supply or level-shifting operation. Both Port A and Port B share the same V_CC reference and must operate within the 2.3 V to 3.6 V range. For mixed-voltage domain bridging, external level translators or dedicated voltage-tolerant switches such as the TXB0108 are required alongside the SN74CBTLV3861PW.

What is the significance of the "CL861" top-side marking on the SN74CBTLV3861PW?

The "CL861" marking is the standardized TI die identification code for the SN74CBTLV3861PW, indicating the specific fabrication lot and process variant. It appears on all TSSOP (PW) and TVSOP (DGV) package variants of this device and is used internally for traceability and quality control. This marking does not denote functional revision or specification deviation - all CL861-marked units meet the full SCDS041H datasheet specifications.

How does the latch-up performance of the SN74CBTLV3861PW impact system reliability?

The SN74CBTLV3861PW exceeds 100 mA latch-up immunity per JESD 78 Class II, meaning it can withstand transient current surges up to that level without entering destructive latch-up. This directly enhances system reliability in environments with ESD events, power rail glitches, or signal overshoot - common in industrial backplanes and modular computing systems. No external protection circuitry is required solely for latch-up mitigation when operating within datasheet voltage and current limits.

SN74CBTLV3861PW Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTLV

Package/Case:: 24-TSSOP (0.173", 4.40mm Width)

Packaging:: Bulk

Product Status:: Active

Type:: Bus Switch

Circuit:: 10 x 1:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TSSOP

SN74CBTLV3861PW FAQ

1.How can I place an order for SN74CBTLV3861PW through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBTLV3861PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBTLV3861PW reliable?

The price and inventory of SN74CBTLV3861PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTLV3861PW is usually 5 days.

3.What payment methods are accepted for SN74CBTLV3861PW?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTLV3861PW transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBTLV3861PW?

SN74CBTLV3861PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBTLV3861PW order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBTLV3861PW?

For technical support, including SN74CBTLV3861PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTLV3861PW requirements.

6.How does Aetrix verify that SN74CBTLV3861PW is sourced from the original manufacturer or authorized distributors?

All SN74CBTLV3861PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTLV3861PW meets industry standards.

7.What is the process for return or replacement of SN74CBTLV3861PW?

All SN74CBTLV3861PW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTLV3861PW, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBTLV3861PW part is unused and in its original packaging.

Return procedure for SN74CBTLV3861PW:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…