Texas Instruments SN74CBTR16861DL
- Part No.:
- SN74CBTR16861DL
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 48-BSSOP (0.295", 7.50mm Width)
- Datasheet:
-
SN74CBTR16861DL.pdf
- Description:
- IC BUS SWITCH 10 X 1:1 48SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTR16861DL from Texas Instruments is a 20-bit FET bus switch organized as two independent 10-bit switches, featuring 25-Ω on-state resistance, TTL-compatible control inputs (VIH = 2 V, VIL = 0.8 V), and operation over –40°C to 85°C. It enables high-speed bidirectional signal routing in memory expansion and data-path isolation applications with sub-2 ns propagation delay.
For engineers reviewing the SN74CBTR16861DL datasheet, SN74CBTR16861DL pinout, SN74CBTR16861DL application, or SN74CBTR16861DL equivalent, key selection criteria include on-resistance matching across channels, OE-controlled high-impedance isolation timing (ten ≤ 9 ns, tdis ≤ 6.3 ns at 4 V), latch-up immunity (>100 mA per JESD 78 Class II), and SSOP-48 package compatibility with board-level signal integrity requirements.
Technical Context
The SN74CBTR16861DL implements dual 10-bit FET-based transmission gates with separate OE controls per bank, enabling independent enable/disable of port A ↔ port B connections. Each switch exhibits low and matched on-resistance (20–48 Ω) with minimal variation across voltage and current conditions.
It integrates internal 25-Ω series termination to suppress signal reflections without external resistors, supports TTL-level logic thresholds, and maintains high-impedance isolation when OE is high - critical for hot-swap and bus-sharing architectures.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 20–48 Ω typical; ensures minimal voltage drop and signal distortion during active switching. |
| Propagation delay (tpd) | 1.25 ns max; enables <1 ns signal path latency for high-speed parallel bus interfaces. |
| Enable time (ten) | ≤9 ns at VCC = 4 V; guarantees rapid channel activation for dynamic bus arbitration. |
| Disable time (tdis) | ≤6.3 ns at VCC = 4 V; provides fast isolation to prevent data contention during state transitions. |
| Supply voltage range | 4 V to 5.5 V; compatible with standard 5-V TTL and mixed-voltage system rails. |
| Latch-up immunity | Exceeds 100 mA per JESD 78 Class II; ensures robustness against transient current faults. |
| ESD protection | 2000-V HBM, 200-V MM; meets industrial handling and board-level ESD requirements. |
Pinout & Package
SN74CBTR16861DL uses a 48-pin SSOP (DL) package with 0.630-inch body width, 0.050-inch lead pitch, and JEDEC MO-118 compliance. Pin 1 is located at top-left corner (Q1 quadrant), with GND pins at 12 and 36, VCC at 24 and 48, and dual OE controls at pins 11 (1OE) and 23 (2OE).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A1–1A10 | Input/output port A, bank 1 | First 10 bidirectional signal terminals connected to port A of switch bank 1. |
| 1B1–1B10 | Input/output port B, bank 1 | Corresponding bidirectional terminals for port B of switch bank 1; electrically paired with 1Ax. |
| 2A1–2A10 | Input/output port A, bank 2 | Second set of 10 bidirectional terminals for independent switch bank 2. |
| 2B1–2B10 | Input/output port B, bank 2 | Paired terminals for port B of switch bank 2; isolated from bank 1 signal paths. |
| 1OE, 2OE | Output-enable control inputs | Active-low enables: OE = L connects A↔B; OE = H places both ports in high-Z state. |
| VCC (pins 24, 48) | Power supply | Dual VCC pins reduce IR drop and improve noise margin across wide bus traces. |
| GND (pins 12, 36) | Ground reference | Dual ground pins support return path separation for each 10-bit segment. |
Key Features
| Feature | Design Value |
|---|---|
| 25-Ω integrated series termination | Eliminates need for external 25-Ω resistors on each line, reducing BOM count and PCB area. |
| TTL-compatible input thresholds | VIH = 2 V / VIL = 0.8 V allows direct interfacing with legacy 5-V TTL logic without level shifters. |
| Dual independent 10-bit banks | Enables selective isolation of two distinct data segments (e.g., address vs. data bus sections). |
| Low charge injection & capacitive coupling | Cio(OFF) = 5 pF ensures minimal crosstalk and glitch energy during switching transitions. |
| High-current channel rating | 128 mA continuous per channel supports robust drive capability for loaded backplanes. |
Applications
| Memory Expansion Interface | PCI/ISA Bus Isolation |
|---|---|
|
Use Scenario: Adding SRAM or Flash memory modules to microcontroller-based systems with shared address/data buses. IC Role / Device Role / Timing Role: Bidirectional bus switch isolating expansion memory from main system bus during access arbitration. Use Value: Prevents bus contention during memory read/write cycles using sub-7 ns disable time and high-Z isolation. |
Use Scenario: Segregating legacy ISA peripherals from PCI bus controllers in industrial control backplanes. IC Role / Device Role / Timing Role: Signal-path gate enabling hot-plug-safe insertion/removal of ISA cards without disrupting PCI traffic. Use Value: Dual-bank architecture allows independent enable/disable of address and data lines, minimizing system downtime. |
| Test Access Port Multiplexing | Configurable I/O Expansion |
|
Use Scenario: Sharing JTAG TDI/TDO/TMS/TCK signals among multiple ASICs on a single test fixture. IC Role / Device Role / Timing Role: Low-capacitance (Ci = 3.5 pF) switch routing debug signals between DUTs under microcontroller control. Use Value: 1.25 ns tpd preserves signal edge integrity required for IEEE 1149.1-compliant boundary scan clocks up to 80 MHz. |
Use Scenario: Dynamically reassigning GPIO pins between UART, SPI, and parallel interface functions on an FPGA carrier board. IC Role / Device Role / Timing Role: Reconfigurable signal bridge controlled by FPGA configuration state machine via OE pins. Use Value: Matched 20–48 Ω on-resistance ensures consistent signal rise/fall times across all routed I/O standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT16210DL | 10-bit (not 20-bit); single OE; 24-pin SSOP; ron = 24–50 Ω | Suitable only for half-width bus isolation; lacks dual-bank independence. | Select when space-constrained designs require reduced pin count and single-bank control. |
| SN74CBTLV16210DL | Lower VCC range (2.3–3.6 V); 3.3-V optimized; ron = 4–8 Ω; 24-pin SSOP | Not 5-V tolerant; incompatible with TTL-level inputs; requires level-shifting for mixed-voltage systems. | Choose for low-voltage, high-speed applications where 5-V compatibility is not required. |
Compared with SN74CBTR16861DL, SN74CBT16210DL offers simpler control but halves channel count, while SN74CBTLV16210DL delivers lower on-resistance at the cost of 5-V operation and TTL compatibility - making SN74CBTR16861DL uniquely suited for legacy 5-V bus isolation with dual-bank flexibility.
Availability
SN74CBTR16861DL is available at Aetrix Electronics and suitable for memory expansion interfaces, PCI/ISA bus isolation, JTAG multiplexing, and configurable I/O expansion requiring stable component supply and long-term industrial availability.
Supply support for SN74CBTR16861DL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and logic solutions with emphasis on reliability, scalability, and system-level integration.
The SN74CBTR16861DL belongs to TI's Widebus™ family of high-speed bus switches, designed specifically for low-latency, bidirectional signal routing in 5-V digital systems requiring precise timing control and robust ESD/latch-up performance.
FAQ
What is the maximum operating temperature range for the SN74CBTR16861DL?
The SN74CBTR16861DL is rated for operation from –40°C to +85°C ambient temperature, meeting industrial-grade thermal requirements. This range is validated per TI's recommended operating conditions and supported by thermal impedance data (θJA = 63°C/W for DL package), ensuring reliable performance in embedded control and instrumentation environments where SN74CBTR16861DL is deployed.
Does the SN74CBTR16861DL support 3.3-V logic inputs?
No, the SN74CBTR16861DL does not guarantee proper operation with 3.3-V logic inputs. Its control inputs are TTL-compatible with VIH(min) = 2.0 V and VIL(max) = 0.8 V, but it requires VCC = 4–5.5 V for full specification compliance. Applying 3.3-V signals while powering VCC at 5 V is acceptable; however, using 3.3-V VCC is outside datasheet specifications and may cause undefined behavior in SN74CBTR16861DL.
How many independent switch banks does the SN74CBTR16861DL contain?
The SN74CBTR16861DL contains two independent 10-bit switch banks - bank 1 (1A1–1A10 ↔ 1B1–1B10, controlled by 1OE) and bank 2 (2A1–2A10 ↔ 2B1–2B10, controlled by 2OE). This dual-bank architecture allows simultaneous or selective routing of two distinct 10-bit data paths, a key differentiator versus single-bank alternatives like SN74CBT16210DL, and central to SN74CBTR16861DL's role in segmented bus systems.
What is the purpose of the NC pins on the SN74CBTR16861DL?
The SN74CBTR16861DL has NC (No Internal Connection) pins at positions 1 and 48 in the DL package. These pins are physically present but unconnected internally - they must not be tied to VCC, GND, or any signal. Leaving them floating is acceptable; however, grounding them improves mechanical stability and reduces noise coupling. Their presence accommodates package standardization across the Widebus™ family and does not affect SN74CBTR16861DL functionality.
Can the SN74CBTR16861DL be used in hot-swap applications?
Yes, the SN74CBTR16861DL supports hot-swap operation due to its high-impedance isolation state (enabled by OE = high), low charge injection (<10 pC), and robust ESD protection (2000-V HBM). When OE is deasserted before card insertion, SN74CBTR16861DL prevents back-driving of live backplane signals. Its 128 mA continuous channel rating and latch-up immunity (>100 mA) further ensure resilience during transient contact events in SN74CBTR16861DL-based hot-swap architectures.
SN74CBTR16861DL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTR
- Package/Case:
- 48-BSSOP (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 10 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-SSOP
SN74CBTR16861DL FAQ
1.How can I place an order for SN74CBTR16861DL through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTR16861DL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTR16861DL reliable?
The price and inventory of SN74CBTR16861DL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTR16861DL is usually 5 days.
3.What payment methods are accepted for SN74CBTR16861DL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTR16861DL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTR16861DL?
SN74CBTR16861DL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTR16861DL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTR16861DL?
For technical support, including SN74CBTR16861DL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTR16861DL requirements.
6.How does Aetrix verify that SN74CBTR16861DL is sourced from the original manufacturer or authorized distributors?
All SN74CBTR16861DL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTR16861DL meets industry standards.
7.What is the process for return or replacement of SN74CBTR16861DL?
All SN74CBTR16861DL units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTR16861DL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTR16861DL part is unused and in its original packaging.
Return procedure for SN74CBTR16861DL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTR16861DL Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

