Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74CBTS3384DGVR

Name: SN74CBTS3384DGVR
Brand: Texas Instruments
SKU: SN74CBTS3384DGVR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74CBTS3384DGVR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 24-TFSOP (0.173", 4.40mm Width)

Datasheet:: SN74CBTS3384DGVR.pdf

Description:: IC BUS SWITCH 5 X 1:1 24TVSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,671

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74CBTS3384DGVR from Texas Instruments is a 10-bit FET bus switch with Schottky diode clamping, designed for high-speed TTL-compatible signal routing in memory and data bus applications. It features dual 5-bit switches, 5-Ω on-state resistance, 0.25 ns typical propagation delay at 5 V, and operates from –40°C to 85°C with 4–5.5 V supply. Used in DDR memory interface isolation and hot-swap I/O buffering.

For engineers reviewing the SN74CBTS3384DGVR datasheet, SN74CBTS3384DGVR pinout, SN74CBTS3384DGVR application, or SN74CBTS3384DGVR equivalent, key selection criteria include on-resistance matching, undershoot clamping capability, OE-controlled bidirectional switching, and TVSOP-24 thermal performance (θ_JA = 86°C/W).

Technical Context

The SN74CBTS3384DGVR implements two independent 5-bit FET-based transmission gates, each controlled by a dedicated active-low output-enable (OE) input. Its channel structure uses low-threshold NMOS pass transistors with integrated Schottky clamps on all A/B I/Os to suppress negative undershoot below –0.6 V.

Switching is bidirectional and transparent: when OE is low, the A–B path conducts with minimal RC delay; when OE is high, both ports enter high-impedance state. Control inputs accept TTL-level thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2 V), and supply current remains under 3 µA in static operation.

Key Specifications

Parameter	Value and Actual Design Meaning
On-state resistance (r_on)	5 Ω typical at V_CC = 4.5 V, enabling <10 mV drop at 64 mA per channel
Propagation delay (t_pd)	0.25 ns typical at V_CC = 5 V, CL = 50 pF - supports >1 GHz signal integrity
Supply voltage range	4 V to 5.5 V - compatible with 5-V TTL and mixed-voltage system rails
Input clamp voltage (V_IK)	–0.6 V at A/B pins - prevents negative transients from damaging downstream logic
Control input leakage (I_IL/I_IH)	±1 µA max - ensures stable OE logic states without external pull resistors
Thermal resistance (θ_JA)	86°C/W - defines power derating limit of ~140 mW at 85°C ambient in standard PCB layout
Operating temperature	–40°C to +85°C - qualified for industrial-grade embedded control and instrumentation

Pinout & Package

SN74CBTS3384DGVR is housed in a 24-pin TVSOP (Thin Very Small Outline Package) with 0.65 mm lead pitch and 1.2 mm maximum height. The package is RoHS-compliant, moisture sensitivity level 1, and optimized for automated SMT assembly.

Pin/Terminal	Circuit Role	Design Meaning
1, 13	1OE / 2OE	Active-low enable inputs controlling respective 5-bit switch banks - tie high to disable, low to connect A↔B
2–6, 14–18	1B1–1B5 / 2B1–2B5	Bus port B terminals - bidirectionally connected to corresponding A pins when OE asserted
3–7, 15–19	1A1–1A5 / 2A1–2A5	Bus port A terminals - electrically identical to B pins; no master/slave assignment
12, 24	GND / V_CC	Power reference and supply - decoupling capacitor required within 5 mm of pin 12 and pin 24
Other pins	No-connect (NC)	Not internally bonded - must remain unconnected and unstubbed on PCB

Key Features

Feature	Design Value
Schottky diode clamping on all I/Os	Clamps negative undershoot to –0.6 V, protecting 5-V CMOS inputs from ESD-induced latch-up
Dual independent 5-bit switch banks	Enables selective isolation of memory address/data lanes without cross-talk or shared enable timing constraints
TTL-compatible control inputs	Accepts standard 0.8 V/2.0 V logic thresholds - eliminates level-shifter requirement in legacy 5-V systems
Low 5-Ω on-resistance	Maintains signal edge fidelity across 50-pF loads with <0.5% amplitude loss at 100 MHz
High-impedance off-state	Isolates ports to >10¹² Ω - prevents back-driving during hot-plug or power sequencing events

Applications

Memory Bus Isolation	Hot-Swap I/O Buffering
Use Scenario: Isolating DDR SDRAM address/control lines between controller and memory module during initialization or error recovery. IC Role / Device Role / Timing Role: Bidirectional signal gate enabling/disabling memory access without clock domain crossing or timing skew. Use Value: Prevents bus contention during reset sequences while maintaining sub-nanosecond signal integrity via 5-Ω r_on.	Use Scenario: Safely inserting/removing peripheral cards in live 5-V backplane systems without disrupting main system operation. IC Role / Device Role / Timing Role: Hot-swap enable switch that isolates card-side signals until power and reference stabilization complete. Use Value: Schottky clamps absorb insertion transients; high-Z off-state blocks fault propagation to host bus.
Legacy System Bus Expansion	Test Access Port Multiplexing
Use Scenario: Adding secondary ISA or PCI-X expansion slots to industrial controllers using shared 5-V data/address buses. IC Role / Device Role / Timing Role: Logic-level bus repeater with zero-latency pass-through and configurable channel enable. Use Value: 0.25 ns t_pd avoids timing budget violations; dual OE pins allow staggered slot activation.	Use Scenario: Sharing JTAG TDI/TDO/TMS signals among multiple ASICs on a single test board using boundary-scan chain selection. IC Role / Device Role / Timing Role: Low-capacitance multiplexer for debug interface signals requiring minimal added skew. Use Value: 6.5 pF C_io(OFF) minimizes signal reflection; bidirectional operation preserves JTAG protocol directionality.

Memory Bus Isolation

Hot-Swap I/O Buffering

Use Scenario: Isolating DDR SDRAM address/control lines between controller and memory module during initialization or error recovery.

IC Role / Device Role / Timing Role: Bidirectional signal gate enabling/disabling memory access without clock domain crossing or timing skew.

Use Value: Prevents bus contention during reset sequences while maintaining sub-nanosecond signal integrity via 5-Ω r_on.

Use Scenario: Safely inserting/removing peripheral cards in live 5-V backplane systems without disrupting main system operation.

IC Role / Device Role / Timing Role: Hot-swap enable switch that isolates card-side signals until power and reference stabilization complete.

Use Value: Schottky clamps absorb insertion transients; high-Z off-state blocks fault propagation to host bus.

Legacy System Bus Expansion

Test Access Port Multiplexing

Use Scenario: Adding secondary ISA or PCI-X expansion slots to industrial controllers using shared 5-V data/address buses.

IC Role / Device Role / Timing Role: Logic-level bus repeater with zero-latency pass-through and configurable channel enable.

Use Value: 0.25 ns t_pd avoids timing budget violations; dual OE pins allow staggered slot activation.

Use Scenario: Sharing JTAG TDI/TDO/TMS signals among multiple ASICs on a single test board using boundary-scan chain selection.

IC Role / Device Role / Timing Role: Low-capacitance multiplexer for debug interface signals requiring minimal added skew.

Use Value: 6.5 pF C_io(OFF) minimizes signal reflection; bidirectional operation preserves JTAG protocol directionality.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3384DBR	SSOP-24 package (θ_JA = 63°C/W); identical electrical specs and pinout	Better thermal performance in dense layouts; larger footprint requires more PCB area	Select when thermal margin is critical and board space allows SSOP
SN74LVC1G3157DCKR	Single-channel SPDT analog switch; 3.3-V only; no Schottky clamps; 6-Ω r_on	Limited to point-to-point signal routing; not suitable for multi-bit bus isolation	Use only for low-pin-count, 3.3-V signal gating where clamping is handled externally

Compared with SN74CBTS3384DBR and SN74LVC1G3157DCKR, the SN74CBTS3384DGVR uniquely combines 10-bit parallel switching, 5-V tolerance, integrated undershoot protection, and TVSOP space efficiency - making it optimal for compact industrial memory interfaces requiring robust signal integrity.

Availability

SN74CBTS3384DGVR is available at Aetrix Electronics and suitable for memory bus isolation, hot-swap I/O buffering, and legacy system bus expansion requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for SN74CBTS3384DGVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in industrial, automotive, and communications markets.

The SN74CBTS3384DGVR belongs to TI's CBTS (CMOS Bus Transceiver Switch) family, engineered for high-speed, low-distortion signal routing in 5-V memory and control bus architectures.

FAQ

What is the maximum continuous current rating per channel for the SN74CBTS3384DGVR?

The SN74CBTS3384DGVR supports up to 128 mA continuous channel current per switch path, verified under absolute maximum ratings. This allows reliable operation driving standard 50-Ω transmission lines or TTL fan-out loads without thermal shutdown. Derating is required above 85°C ambient due to its 86°C/W θ_JA; at 70°C, full 128 mA remains within safe junction limits. Always verify PCB copper area and airflow in high-density deployments.

Does the SN74CBTS3384DGVR require external pull-up or pull-down resistors on its OE inputs?

No, the SN74CBTS3384DGVR does not require external pull resistors on its OE inputs. Its control inputs exhibit ±1 µA max leakage (I_IL/I_IH) and meet TTL-compatible thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2 V), allowing direct connection to 5-V logic outputs or microcontroller GPIOs. TI recommends tying unused OE pins to V_CC or GND per SCBA004 guidelines to prevent floating states.

Can the SN74CBTS3384DGVR be used in 3.3-V systems?

The SN74CBTS3384DGVR is specified for 4–5.5 V operation and is not recommended for sustained 3.3-V use. While it may function at 3.3 V in some cases, its on-resistance rises significantly (>15 Ω), propagation delay increases (>1 ns), and Schottky clamping effectiveness degrades. For 3.3-V bus switching, TI recommends the SN74CB3Q3245 or SN74LVC2G53 families instead - both fully characterized at 3.3 V with guaranteed r_on and timing.

How does the Schottky clamping in the SN74CBTS3384DGVR protect downstream circuitry?

The SN74CBTS3384DGVR integrates Schottky diodes from each A/B I/O pin to GND, clamping negative undershoot to –0.6 V (typical) at 18 mA. This prevents sub-0-V excursions that could forward-bias input protection diodes in downstream 5-V CMOS devices, avoiding latch-up or cumulative ESD damage. Clamping operates independently per pin and requires no external components - critical for hot-swap and cable-disconnect scenarios.

Is the SN74CBTS3384DGVR pin-compatible with other packages in the same family?

Yes, the SN74CBTS3384DGVR shares identical pinout and functionality with SN74CBTS3384DBR (SSOP-24), SN74CBTS3384DWR (SOIC-24), and SN74CBTS3384PWR (TSSOP-24). All variants use the same DB/DGV/DW/PW/DBQ top-side marking convention and support interchangeable PCB footprints for the same package type. However, thermal and mechanical properties differ - e.g., DGV has higher θ_JA than DW - so layout rules must match the selected package.

SN74CBTS3384DGVR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTS

Package/Case:: 24-TFSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Bus Switch

Circuit:: 5 x 1:1

Independent Circuits:: 2

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TVSOP

SN74CBTS3384DGVR FAQ

1.How can I place an order for SN74CBTS3384DGVR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74CBTS3384DGVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74CBTS3384DGVR reliable?

The price and inventory of SN74CBTS3384DGVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTS3384DGVR is usually 5 days.

3.What payment methods are accepted for SN74CBTS3384DGVR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTS3384DGVR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74CBTS3384DGVR?

SN74CBTS3384DGVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74CBTS3384DGVR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74CBTS3384DGVR?

For technical support, including SN74CBTS3384DGVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTS3384DGVR requirements.

6.How does Aetrix verify that SN74CBTS3384DGVR is sourced from the original manufacturer or authorized distributors?

All SN74CBTS3384DGVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTS3384DGVR meets industry standards.

7.What is the process for return or replacement of SN74CBTS3384DGVR?

All SN74CBTS3384DGVR units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTS3384DGVR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74CBTS3384DGVR part is unused and in its original packaging.

Return procedure for SN74CBTS3384DGVR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…