Texas Instruments SN74CBTS3384DW
- Part No.:
- SN74CBTS3384DW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SN74CBTS3384DW.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:85,565
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74CBTS3384DW from Texas Instruments is a 10-bit FET bus switch with Schottky diode clamping, designed for high-speed TTL-compatible signal routing in backplane and memory interface applications. It features 5-Ω on-state resistance, 0.25 ns typical propagation delay at 5 V, and dual independent 5-bit channels each controlled by separate OE inputs. The device operates from 4 V to 5.5 V and supports –40°C to 85°C industrial temperature range.
For engineers reviewing the SN74CBTS3384DW datasheet, SN74CBTS3384DW pinout, SN74CBTS3384DW application, or SN74CBTS3384DW equivalent, key selection criteria include on-resistance matching across channels, undershoot clamping capability, OE-controlled bidirectional isolation, and SOIC-24 thermal performance (θJA = 46°C/W).
Technical Context
The SN74CBTS3384DW implements two independent 5-bit FET-based analog switches using NMOS pass transistors with integrated Schottky clamps on all I/O pins to suppress negative undershoot transients. Each channel's conduction path exhibits symmetrical low-impedance behavior between A and B ports, enabling true bidirectional signal flow without direction control logic.
Control is implemented via active-low OE inputs: 1OE enables the first 5-bit channel (1A↔1B), while 2OE controls the second (2A↔2B). When OE is low, the switch connects; when high, both ports enter high-impedance state. Input thresholds are TTL-compatible (VIL ≤ 0.8 V, VVIH ≥ 2 V), ensuring direct interfacing with legacy logic families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-state resistance (ron) | 5 Ω typical at VCC = 4.5 V, 30 mA - ensures minimal voltage drop and signal distortion in 50-Ω impedance-matched paths |
| Propagation delay (tpd) | 0.25 ns typical at VCC = 5 V, CL = 50 pF - enables sub-nanosecond timing integrity for high-frequency address/data buses |
| Supply voltage range | 4 V to 5.5 V - compatible with 5-V TTL and mixed-voltage systems requiring robust noise margin |
| Input clamp voltage (VIK) | –0.6 V at II = 18 mA - Schottky diodes limit negative transients to safe levels below GND, protecting downstream receivers |
| Channel current rating | 128 mA continuous - supports sustained switching of multiple TTL loads without thermal derating in SOIC package |
| Operating temperature | –40°C to 85°C - qualified for industrial-grade embedded control and communications equipment |
| Package thermal resistance (θJA) | 46°C/W for DW (SOIC) - enables stable operation at full load without external heatsinking under standard PCB layout |
Pinout & Package
SN74CBTS3384DW is housed in a 24-pin SOIC (DW) package with 0.65 mm lead pitch and 1.2 mm maximum height. The body dimensions are 7.9 mm × 4.5 mm, and the package is RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 12, 13, 24 | GND / VCC | Power reference and supply return - dual GND (pins 12, 24) and single VCC (pin 1) reduce ground bounce in high-speed switching |
| 2–6, 10–11, 14–18, 22–23 | 1B1–1B5 / 1A1–1A5 / 2B1–2B5 / 2A1–2A5 | Bidirectional I/O ports - grouped as two 5-bit channels (1A/1B and 2A/2B); Schottky clamps on all pins suppress undershoot |
| 7, 21 | 1OE / 2OE | Active-low channel enable - independent control allows selective isolation of either 5-bit segment without affecting the other |
Key Features
| Feature | Design Value |
|---|---|
| Low on-resistance matching | 5 Ω typical, ±1 Ω max across all 10 channels - maintains signal integrity and skew consistency in parallel bus architectures |
| TTL-compatible control inputs | VIL ≤ 0.8 V, VIH ≥ 2 V - eliminates need for level-shifting circuitry when driven by standard 5-V logic |
| Integrated Schottky clamping | VIK = –0.6 V at 18 mA - prevents negative voltage excursions beyond –0.6 V, protecting CMOS inputs from latch-up |
| High-speed switching | tpd = 0.25 ns, ten/tdis < 6 ns - supports >1 GHz data rates in point-to-point or stubbed bus topologies |
| Dual independent channels | Separate 1OE and 2OE inputs - enables flexible partitioning of 10-bit data paths (e.g., address vs. data, or two independent peripherals) |
Applications
| Memory Interfacing | Backplane Signal Routing |
|---|---|
|
Use Scenario: Isolating DRAM address lines during mode register programming to prevent unintended writes. IC Role / Device Role / Timing Role: Bidirectional bus switch providing glitch-free, low-skew connection between controller and memory array. Use Value: 5-Ω ron and 0.25 ns tpd preserve setup/hold timing margins; Schottky clamps suppress ringing induced by trace discontinuities. |
Use Scenario: Multiplexing shared control signals (e.g., reset, interrupt) between multiple plug-in cards in a modular chassis. IC Role / Device Role / Timing Role: High-isolation FET switch enabling hot-swap-safe signal arbitration without bus contention. Use Value: High-impedance off-state (>109 Ω) prevents leakage coupling; dual OE inputs allow per-slot enable/disable sequencing. |
| Legacy Logic Interface | Test Access Multiplexing |
|
Use Scenario: Bridging 5-V TTL microcontroller GPIOs to 3.3-V FPGA configuration pins during system boot. IC Role / Device Role / Timing Role: Level-tolerant bidirectional buffer with passive clamping, not active translation. Use Value: VCC-referenced I/O allows safe 5-V signaling into 3.3-V domains; no external bias required for clamping function. |
Use Scenario: Selecting between production firmware and factory test vectors on a shared JTAG/SWD debug port. IC Role / Device Role / Timing Role: Low-capacitance (6.5 pF) analog switch minimizing signal degradation on high-speed debug interfaces. Use Value: Cio(OFF) = 6.5 pF reduces loading on TCK/TMS lines; fast enable/disable (<6 ns) enables cycle-accurate test mode entry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FET bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384DW | Omits Schottky clamping; higher VIK = –1.2 V; otherwise identical pinout and ron/tpd specs | Suitable only where board-level ESD/undershoot protection is externally provided | Select SN74CBT3384DW only if system-level clamping exists and cost reduction is prioritized over integrated protection |
| SN74LVC1G3157DCKR | Single-channel SPDT, 3.3-V only, ron = 6 Ω, tpd = 0.5 ns - not pin-compatible, lower channel count | Applicable for low-pin-count, 3.3-V-only signal routing where space constraints prohibit SOIC-24 | Choose SN74LVC1G3157DCKR only for new designs targeting 3.3-V domains and requiring SC70-6 footprint; not a drop-in replacement |
Compared with SN74CBTS3384DW, SN74CBT3384DW removes integrated Schottky clamping-reducing cost but requiring external protection-while SN74LVC1G3157DCKR offers smaller size and lower voltage operation at the expense of channel count, speed, and 5-V compatibility.
Availability
SN74CBTS3384DW is available at Aetrix Electronics and suitable for memory interfacing, backplane routing, legacy logic bridging, and test access multiplexing requiring stable component supply and industrial temperature support.
Supply support for SN74CBTS3384DW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and digital signal processing technologies since 1930.
The SN74CBTS3384DW belongs to TI's CBTS (CMOS Bus Transceiver Switch) family, engineered for high-speed, low-distortion signal routing in industrial and telecom infrastructure where signal integrity and transient immunity are critical.
FAQ
What is the maximum continuous current rating per channel for the SN74CBTS3384DW?
The SN74CBTS3384DW supports up to 128 mA continuous channel current per switch path. This rating applies to any individual A-B connection (e.g., 1A1–1B1) under steady-state DC conditions at TA ≤ 85°C. Exceeding this current may trigger thermal shutdown or degrade long-term reliability, especially in high-density layouts with limited airflow.
Does the SN74CBTS3384DW require external pull-up or pull-down resistors on its OE inputs?
No, the SN74CBTS3384DW does not require external biasing on 1OE or 2OE inputs. Its TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2 V) allow direct connection to microcontroller GPIOs or logic gates. However, TI recommends tying unused OE inputs to VCC or GND to prevent floating states that could cause undefined switching behavior.
Can the SN74CBTS3384DW operate reliably at 3.3 V supply voltage?
No, the SN74CBTS3384DW is not specified for 3.3 V operation. Its recommended operating range is 4 V to 5.5 V, and electrical characteristics-including ron, tpd, and VIH/VIL-are guaranteed only within that range. At 3.3 V, the device may fail to turn on fully or exhibit excessive propagation delay and increased on-resistance.
How does the Schottky clamping in the SN74CBTS3384DW protect connected devices?
The SN74CBTS3384DW integrates Schottky diodes from each I/O pin to GND, limiting negative undershoot to –0.6 V at 18 mA. This prevents voltage excursions below –0.6 V that could forward-bias parasitic substrate diodes in downstream CMOS ICs, thereby avoiding latch-up, data corruption, or permanent damage during signal edge transitions or ESD events.
Is the SN74CBTS3384DW pin-compatible with other packages in the same family, such as the DB or PW variants?
Yes, the SN74CBTS3384DW (SOIC-24), SN74CBTS3384DBR (SSOP-24), and SN74CBTS3384PWR (TSSOP-24) share identical pin numbering, pin functions, and logic behavior. However, their thermal performance differs significantly: θJA is 46°C/W (DW), 63°C/W (DB), and 88°C/W (PW), so PCB layout and power dissipation must be re-evaluated when substituting packages.
SN74CBTS3384DW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTS
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
SN74CBTS3384DW FAQ
1.How can I place an order for SN74CBTS3384DW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74CBTS3384DW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74CBTS3384DW reliable?
The price and inventory of SN74CBTS3384DW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74CBTS3384DW is usually 5 days.
3.What payment methods are accepted for SN74CBTS3384DW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74CBTS3384DW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74CBTS3384DW?
SN74CBTS3384DW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74CBTS3384DW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74CBTS3384DW?
For technical support, including SN74CBTS3384DW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74CBTS3384DW requirements.
6.How does Aetrix verify that SN74CBTS3384DW is sourced from the original manufacturer or authorized distributors?
All SN74CBTS3384DW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74CBTS3384DW meets industry standards.
7.What is the process for return or replacement of SN74CBTS3384DW?
All SN74CBTS3384DW units undergo pre-shipment inspection (PSI). If there is an issue with SN74CBTS3384DW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74CBTS3384DW part is unused and in its original packaging.
Return procedure for SN74CBTS3384DW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74CBTS3384DW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
