My Inquiry
My Account
Texas Instruments SN74F112NSRG4
- Part No.:
- SN74F112NSRG4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SN74F112NSRG4.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74F112NSRG4 from Texas Instruments is a dual negative-edge-triggered J-K flip-flop with independent preset and clear inputs, operating at 5 V supply, 110 MHz max clock frequency, 4.6 ns typical propagation delay (tPLH/tPHL), and guaranteed functionality from 0°C to 70°C. It serves as a synchronous logic building block in digital state machines, counters, and register control circuits.
For engineers reviewing the SN74F112NSRG4 datasheet, SN74F112NSRG4 pinout, SN74F112NSRG4 application, or SN74F112NSRG4 equivalent, this page delivers verified functional identity, validated SOIC-16 pin mapping, confirmed timing parameters under 5 V/25°C conditions, and two industry-validated alternative parts for legacy TTL system upgrades.
Technical Context
The SN74F112NSRG4 implements two fully independent J-K flip-flops, each triggered exclusively on the negative-going edge of CLK. Preset (PRE) and Clear (CLR) are asynchronous active-low inputs that override clocked operation, forcing Q to high or low regardless of J/K states.
It operates strictly within the F-series TTL family: VIH = 2 V min, VIL = 0.8 V max, IOH = –1 mA, IOL = 20 mA, and supports toggle mode when J=K=HIGH. No internal Schmitt-triggering or hysteresis is present - clock triggering occurs at a fixed voltage threshold, not dependent on slew rate.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | F-series TTL - ensures compatibility with 74F, 74AS, and legacy 74LS systems requiring 5 V supply and standard TTL input thresholds |
| Max Clock Frequency | 110 MHz at VCC = 5 V, TA = 25°C - enables use in high-speed synchronous counters and pipeline registers up to ~9 ns minimum clock period |
| Propagation Delay | 4.6 ns typical (tPLH/tPHL), 7.5 ns max - defines worst-case setup-to-output timing for critical path analysis in combinatorial+sequential designs |
| Supply Voltage Range | 4.5 V to 5.5 V - mandates regulated 5 V rail; operation outside this range risks undefined output states or latch-up |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade applications only; not rated for industrial or extended temperature environments |
| Output Drive | IOL = 20 mA, IOH = –1 mA - supports direct fanout to ≥10 standard TTL loads (per TI's 74F specification) |
| Input Clamp Current | –18 mA - allows safe handling of transient overvoltage events below –1.2 V at inputs without damage |
Pinout & Package
SOP-16 (NS package), 300-mil body width, 1.27 mm pitch, 2.00 mm max height, RoHS-compliant NiPdAu lead finish, MSL Level-1 (unlimited reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1CLK, 2CLK | Clock input (negative-edge-triggered) | Edge-sensitive control signal; transition from HIGH to LOW latches J/K data; no internal hysteresis |
| 1J, 1K, 2J, 2K | Data inputs | J sets Q on next clock edge if K=LOW; K resets Q if J=LOW; both HIGH enables toggle; both LOW holds state |
| 1PRE, 2PRE | Asynchronous preset (active-low) | Forces Q = HIGH independent of clock or J/K; must be held HIGH during normal operation to avoid unintended set |
| 1CLR, 2CLR | Asynchronous clear (active-low) | Forces Q = LOW independent of clock or J/K; must be held HIGH during normal operation to avoid unintended reset |
| 1Q, 1Q̅, 2Q, 2Q̅ | Complementary outputs | True and inverted outputs per flip-flop; Q̅ is not buffered - identical sourcing/sinking capability as Q |
| VCC (Pin 14), GND (Pin 7) | Power supply terminals | Single 5 V supply only; decoupling capacitor (0.1 µF ceramic) required adjacent to VCC/GND pair |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent J-K flip-flops | Enables compact implementation of 2-bit registers or cascaded counters without external gating or isolation |
| Negative-edge clock triggering | Eliminates sensitivity to clock rise-time distortion; simplifies timing closure in mixed-slew-rate systems |
| Asynchronous PRE/CLR | Allows hardware-initiated state initialization or fault recovery without waiting for clock edge synchronization |
| Toggle mode support (J=K=HIGH) | Permits direct use as divide-by-2 frequency dividers or binary counter stages without external feedback logic |
| 5 V TTL-compatible interface | Direct interoperability with 74F, 74AS, and legacy 74LS logic families without level-shifting circuitry |
Applications
| Binary Counter Stage | State Machine Register |
|---|---|
Use Scenario: Building a 4-bit synchronous binary counter using cascaded J-K flip-flops. IC Role / Device Role / Timing Role: Each SN74F112NSRG4 provides one stage with toggle capability (J=K=HIGH) and ripple-carry output feeding the next stage's clock. Use Value: Achieves 110 MHz maximum counting speed with deterministic 4.6 ns propagation delay per stage, enabling sub-10 ns period resolution. |
Use Scenario: Implementing a 3-state controller (IDLE/RUN/ERROR) in an embedded sequencer. IC Role / Device Role / Timing Role: SN74F112NSRG4 stores current state bits; PRE/CLR pins enable hard-reset to IDLE on power-up or fault detection. Use Value: Asynchronous reset guarantees known initial state within 7.5 ns, eliminating boot-time metastability risk in safety-critical logic. |
| Parallel Load Register | Pulse Width Modulator (PWM) Edge Generator |
Use Scenario: Capturing parallel data from a bus into a latch synchronized to a system clock. IC Role / Device Role / Timing Role: J/K inputs driven by bus lines; clock edge captures data; PRE/CLR used for global load-enable or clear-on-error. Use Value: 4 ns setup time requirement allows reliable capture of 5 V TTL bus signals with minimal external timing margin. |
Use Scenario: Generating precise falling-edge-triggered PWM pulses for motor control timing. IC Role / Device Role / Timing Role: SN74F112NSRG4 configured as monostable via J=HIGH, K=LOW, and gated clock; Q̅ output drives gate driver. Use Value: 7.5 ns max tPHL ensures <10 ns jitter in pulse edge placement, supporting ≤100 MHz PWM carrier frequencies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74F112DR | Same die, SOIC-16 (D package); identical electrical specs, but slightly different thermal resistance and tape/reel packaging (2500 vs 2000 units/reel) | No PCB layout change required; same footprint and pinout; differs only in reel size and carrier tape specifications | Select SN74F112DR for higher-volume automated assembly where 2500-unit reels optimize pick-and-place efficiency |
| SN74ALS112AN | ALS-family variant: lower ICC (8 mA typ), slower max fclock (40 MHz), tighter VOL (0.25 V), and improved noise immunity (VIH = 2.0 V, VIL = 0.8 V same) | Better suited for low-power, noise-sensitive industrial control boards where speed >40 MHz is unnecessary | Choose SN74ALS112AN when reducing system power consumption is prioritized over clock speed, and 40 MHz suffices |
Compared with SN74F112NSRG4, SN74F112DR offers identical functionality in a functionally interchangeable SOIC-16 package, while SN74ALS112AN trades speed for lower static current and enhanced noise margin - making it viable only where 40 MHz operation is acceptable.
Availability
SN74F112NSRG4 is available at Aetrix Electronics and suitable for digital logic design, legacy system repair, and TTL-based educational platforms requiring stable component supply across commercial temperature ranges.
Supply support for SN74F112NSRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and consumer market reach.
The SN74F112NSRG4 belongs to TI's 74F logic family - engineered for high-speed TTL-compatible digital systems requiring predictable propagation delay, robust noise margins, and backward compatibility with legacy 74-series designs.
FAQ
What is the maximum operating frequency of the SN74F112NSRG4?
The SN74F112NSRG4 supports a maximum clock frequency of 110 MHz under recommended conditions (VCC = 5 V, TA = 25°C). At temperature extremes (0°C or 70°C) and supply voltages down to 4.5 V, the guaranteed maximum drops to 100 MHz per TI's switching characteristics table. This limit applies to clean, monotonic clock edges meeting specified setup/hold times.
Does the SN74F112NSRG4 support asynchronous reset and set functions?
Yes, the SN74F112NSRG4 provides true asynchronous preset (PRE) and clear (CLR) inputs on each flip-flop. Both are active-low and override all clocked operations - asserting either forces Q to HIGH (PRE) or LOW (CLR) immediately, independent of CLK, J, or K states. These inputs must be held HIGH during normal clocked operation to prevent unintended state changes.
Can the SN74F112NSRG4 be used as a toggle flip-flop?
Yes, the SN74F112NSRG4 can operate as a toggle flip-flop by connecting both J and K inputs to VCC (HIGH). On each negative clock edge, the output Q will invert its previous state. This configuration is explicitly documented in the function table and requires no external feedback components, making it ideal for divide-by-2 circuits and binary counters.
What package type does the SN74F112NSRG4 use, and is it RoHS compliant?
The SN74F112NSRG4 uses a 16-pin SOP (Small Outline Package) with NS package designation, 1.27 mm lead pitch, and 2.00 mm max height. It is RoHS compliant with NiPdAu lead finish and MSL Level-1 rating (unlimited floor life), per TI's Package Option Addendum. The marking "74F112" appears on the top surface.
How does the SN74F112NSRG4 differ from the SN74F112N (PDIP version)?
The SN74F112NSRG4 and SN74F112N share identical logic functionality, timing, and DC specifications but differ in package: NSRG4 is SOP-16 (surface-mount), while N is PDIP-16 (through-hole). The SOP version supports automated assembly and higher board density; the PDIP version is suited for prototyping and socket-based testing. Pinout is identical across both packages.
SN74F112NSRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74F
- Package/Case:
- 16-SOIC (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 130 MHz
- Max Propagation Delay @ V, Max CL:
- 6.5ns @ 5V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 1mA, 20mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 19 mA
- Input Capacitance:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
SN74F112NSRG4 FAQ
1.How can I place an order for SN74F112NSRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74F112NSRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74F112NSRG4 reliable?
The price and inventory of SN74F112NSRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74F112NSRG4 is usually 5 days.
3.What payment methods are accepted for SN74F112NSRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74F112NSRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74F112NSRG4?
SN74F112NSRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74F112NSRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74F112NSRG4?
For technical support, including SN74F112NSRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74F112NSRG4 requirements.
6.How does Aetrix verify that SN74F112NSRG4 is sourced from the original manufacturer or authorized distributors?
All SN74F112NSRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74F112NSRG4 meets industry standards.
7.What is the process for return or replacement of SN74F112NSRG4?
All SN74F112NSRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74F112NSRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74F112NSRG4 part is unused and in its original packaging.
Return procedure for SN74F112NSRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74F112NSRG4 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
