Texas Instruments SN74F138NG4
- Part No.:
- SN74F138NG4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74F138NG4.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,062
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74F138NG4 from Texas Instruments is a 3-line to 8-line decoder/demultiplexer IC used for high-speed memory decoding and data routing in TTL-compatible digital systems. It features three enable inputs (G1, G2A, G2B), eight active-low decoded outputs (Y0–Y7), propagation delays as low as 2.7 ns (tPLH), and operates at VCC = 4.5–5.5 V over 0°C to 70°C. It supports demultiplexing via enable-as-data functionality.
For engineers reviewing the SN74F138NG4 datasheet, SN74F138NG4 pinout, SN74F138NG4 application, or SN74F138NG4 equivalent, key selection criteria include its 16-pin PDIP package, active-low output logic, cascading capability using dual active-low and single active-high enables, and compatibility with legacy 74F-series timing and drive requirements.
Technical Context
The SN74F138NG4 implements positive-logic binary decoding with three select inputs (A, B, C) and three independent enables (G1 = active-high; G2A, G2B = active-low). Its internal architecture uses NAND-based gating to generate eight mutually exclusive active-low outputs, enabling direct interface with memory chip selects or LED drivers without external inversion.
It supports hierarchical expansion: two SN74F138NG4 devices can form a 24-line decoder with no external inverters; a 32-line configuration requires only one inverter. The device's enable inputs double as data paths in demux mode, allowing serial-to-parallel conversion when G2A or G2B serves as the data input while A/B/C act as address lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Ensures stable operation within standard TTL supply tolerance and avoids undervoltage lockout or overstress. |
| Propagation Delay (tPLH/tPHL) | 2.7 ns to 9 ns - Enables use in sub-100 MHz address decode paths where system timing margins are tight. |
| Output Drive (IOL) | 20 mA - Sufficient to directly drive multiple TTL inputs or small LEDs without buffering. |
| Input Thresholds (VIH/VIL) | VIH = 2.0 V, VIL = 0.8 V - Matches standard TTL logic levels for seamless integration into 5 V digital systems. |
| Operating Temperature | 0°C to 70°C - Qualified for commercial-grade applications including industrial control panels and office equipment. |
| Output Logic Polarity | Active-low (Y0–Y7) - Simplifies connection to active-low chip selects (e.g., SRAM /CE, ROM /OE) without external inverters. |
Pinout & Package
SN74F138NG4 is supplied in a 16-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width and through-hole mounting. Pin 1 is marked by a notch or dot; leads are tin-lead (NIPDAU) RoHS-compliant per TI's production release.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Binary Select Input | LSB of 3-bit address; determines output line mapping with B and C. |
| 2 (B) | Binary Select Input | Middle bit of address; combined with A and C to select one of eight outputs. |
| 3 (C) | Binary Select Input | MSB of address; completes 3-bit decode word for Y0–Y7 activation. |
| 4 (G2A) | Enable Input | Active-low enable; must be LOW with G2B LOW and G1 HIGH for valid decode. |
| 5 (G2B) | Enable Input | Second active-low enable; both G2A and G2B must be LOW to activate decoder. |
| 6 (G1) | Enable Input | Active-high enable; complements G2A/G2B to form three-input AND-logic for global enable. |
| 7 (Y0) | Output | Active-low decoded output corresponding to A=B=C=0; sinks current when selected. |
| 8 (GND) | Ground | Reference return path for all inputs, outputs, and internal logic; must be low-impedance. |
| 9 (Y1) | Output | Active-low output for A=1,B=0,C=0; identical electrical specs to Y0–Y7. |
| 10 (Y2) | Output | Active-low output for A=0,B=1,C=0; shares same fanout and timing as other Yx pins. |
| 11 (Y3) | Output | Active-low output for A=1,B=1,C=0; used in octal address decoding or LED multiplexing. |
| 12 (Y4) | Output | Active-low output for A=0,B=0,C=1; supports memory bank selection in 8-way partitioned systems. |
| 13 (Y5) | Output | Active-low output for A=1,B=0,C=1; enables discrete peripheral addressing (e.g., UART, timer). |
| 14 (Y6) | Output | Active-low output for A=0,B=1,C=1; commonly tied to interrupt request lines or status flags. |
| 15 (Y7) | Output | Active-low output for A=B=C=1; highest-address output, often used for I/O expansion or diagnostics. |
| 16 (VCC) | Supply Voltage | +5 V power rail; bypass capacitor (0.1 µF) required near pin for noise suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Three Enable Inputs | Enables hierarchical decoding (e.g., 24-line with zero external inverters) and simplifies multi-chip select logic. |
| Demultiplexing Capability | G2A or G2B accepts serial data while A/B/C act as address lines-enabling 1-to-8 data distribution without added logic. |
| Low Propagation Delay | Typical tPLH = 5.2 ns at VCC = 5 V ensures minimal added latency in high-speed memory access paths. |
| TTL-Compatible Interface | Meets standard 74F input thresholds and output drive specs-interoperable with legacy 74LS, 74AS, and microcontroller GPIOs. |
| Active-Low Outputs | Directly drives common active-low peripherals (e.g., /CS, /WR, /RD) without level-shifting or inversion. |
Applications
| Memory Address Decoding | Peripheral Selection Logic |
|---|---|
Use Scenario: Decoding 3-bit address bus to select one of eight SRAM or ROM chips in a microcontroller-based embedded system. IC Role / Device Role / Timing Role: SN74F138NG4 acts as a high-speed address decoder, asserting individual /CE lines with sub-10 ns delay to minimize memory access overhead. Use Value: Eliminates need for discrete NAND gates or PLD-based decoding, reducing BOM count and PCB area while maintaining deterministic timing. | Use Scenario: Selecting among eight UARTs, ADCs, or DACs connected to a shared data bus in industrial instrumentation. IC Role / Device Role / Timing Role: SN74F138NG4 functions as a peripheral selector, routing control signals to one device at a time based on processor address bits. Use Value: Provides glitch-free, synchronized selection with built-in enable coordination-preventing bus contention during transitions. |
| LED Multiplexing Control | Interrupt Vectoring |
Use Scenario: Driving an 8-digit seven-segment display using dynamic multiplexing in a digital panel meter. IC Role / Device Role / Timing Role: SN74F138NG4 generates digit-enable signals (Y0–Y7), each sinking current to activate one digit's common cathode. Use Value: Leverages 20 mA output sink capability to drive digits directly-no external transistors needed for moderate-current displays. | Use Scenario: Prioritizing and routing eight interrupt sources to a single microcontroller IRQ pin in real-time control systems. IC Role / Device Role / Timing Role: SN74F138NG4 encodes interrupt requests into a 3-bit vector (A/B/C) while using enables to mask inactive sources. Use Value: Reduces interrupt latency versus software polling and avoids dedicated priority encoder ICs-lowering system cost and complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS138N | Slower propagation delay (15–25 ns), lower ICC (2 mA), TTL-compatible but not F-series speed grade. | Suitable for cost-sensitive, non-critical timing applications where <10 ns delay is unnecessary. | Select SN74LS138N when power efficiency and board-level noise immunity outweigh speed requirements. |
| SN74HC138N | CMOS technology, wider VCC range (2–6 V), higher noise margin, but slower than F-series at 5 V (21 ns typical). | Better for mixed-voltage systems or battery-powered designs needing 3.3 V operation; incompatible with strict 5 V TTL fanout. | Choose SN74HC138N when operating below 5 V or requiring CMOS power savings-avoid if interfacing with legacy 74F/74LS loads. |
Compared with SN74LS138N and SN74HC138N, the SN74F138NG4 delivers the shortest propagation delay and highest drive strength at 5 V, making it optimal for legacy high-speed TTL systems where timing closure is critical and voltage is fixed at 5 V.
Availability
SN74F138NG4 is available at Aetrix Electronics and suitable for memory decoding, peripheral selection, LED multiplexing, and interrupt vectoring applications requiring stable component supply and long-term obsolescence management.
Supply support for SN74F138NG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and communications reach.
The SN74F138NG4 belongs to TI's 74F family of fast TTL logic devices, engineered specifically for high-performance memory decoding and data-routing systems where propagation delay and drive capability are primary constraints.
FAQ
What is the maximum clock or address transition frequency supported by SN74F138NG4?
The SN74F138NG4 does not operate on a clock signal-it is combinational logic. Its usable input transition rate is governed by propagation delay and system setup/hold timing. With tPHL/tPLH ≤ 9 ns and clean edges, it reliably supports address bus toggling up to ~50 MHz in well-designed layouts. For SN74F138NG4, ensure input rise/fall times remain under 5 ns to avoid metastability or false outputs.
Can SN74F138NG4 drive LEDs directly without current-limiting resistors?
No-SN74F138NG4 outputs must always be used with external current-limiting resistors. Although it can sink up to 20 mA per output, connecting an LED directly to VCC and Yx would exceed absolute maximum ratings and cause latch-up or permanent damage. For SN74F138NG4, a typical design uses a resistor (e.g., 220 Ω at 5 V) between VCC and the LED anode, with the cathode tied to Yx.
Is SN74F138NG4 pin-compatible with SN74LS138N?
Yes-SN74F138NG4 and SN74LS138N share identical 16-pin PDIP pinouts, terminal functions, and logic behavior. However, SN74F138NG4 draws more supply current (13–20 mA vs. ~2 mA) and delivers faster switching. For SN74F138NG4, verify that the PCB layout and power delivery network can accommodate higher dynamic current and potential EMI from faster edges.
Does SN74F138NG4 support mixed-voltage operation (e.g., 3.3 V inputs with 5 V VCC)?
No-SN74F138NG4 is a 5 V-only TTL device. Its input thresholds (VIH = 2.0 V, VIL = 0.8 V) are optimized for 5 V signaling. Applying 3.3 V logic levels may result in marginal or undefined switching behavior. For SN74F138NG4, use level translators or buffer drivers when interfacing with 3.3 V controllers.
How many SN74F138NG4 devices are needed to decode a 5-bit address to 32 outputs?
Four SN74F138NG4 devices are required: two for the lower 3 bits (generating 8 lines), and two additional units enabled by the upper 2 bits (A4,A3) to select which group of 8 is active. This yields 4 × 8 = 32 outputs. For SN74F138NG4, G1 of each pair is driven by A4/A3 combinations, while G2A/G2B are tied LOW and A/B/C carry the LSBs-no external inverters needed beyond one for complementing A4 or A3 if required.
SN74F138NG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74F
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 1mA, 20mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74F138NG4 FAQ
1.How can I place an order for SN74F138NG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74F138NG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74F138NG4 reliable?
The price and inventory of SN74F138NG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74F138NG4 is usually 5 days.
3.What payment methods are accepted for SN74F138NG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74F138NG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74F138NG4?
SN74F138NG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74F138NG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74F138NG4?
For technical support, including SN74F138NG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74F138NG4 requirements.
6.How does Aetrix verify that SN74F138NG4 is sourced from the original manufacturer or authorized distributors?
All SN74F138NG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74F138NG4 meets industry standards.
7.What is the process for return or replacement of SN74F138NG4?
All SN74F138NG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74F138NG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74F138NG4 part is unused and in its original packaging.
Return procedure for SN74F138NG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74F138NG4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
