Texas Instruments SN74F153N
- Part No.:
- SN74F153N
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74F153N.pdf
- Description:
- IC MULTIPLEXER 2 X 4:1 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74F153N from Texas Instruments is a dual 4-line to 1-line data selector/multiplexer in a 16-pin plastic DIP package, operating at 4.5–5.5 V with propagation delays as low as 2.2 ns (tPHL on data inputs), supporting parallel-to-serial conversion and cascaded multiplexing in TTL-compatible digital logic systems used in industrial control and legacy computing interfaces.
For engineers reviewing the SN74F153N datasheet, SN74F153N pinout, SN74F153N application, or SN74F153N equivalent, key selection considerations include its dual-section architecture with shared select lines (A/B), independent strobe inputs (1G/2G), guaranteed 20 mA output drive capability, and commercial temperature range (0°C to 70°C) for stable operation in non-military embedded logic designs.
Technical Context
The SN74F153N implements two independent 4:1 multiplexer sections using TTL-compatible bipolar F technology, each with dedicated strobe (enable) inputs (1G and 2G) and common binary select inputs A and B. Its internal structure includes inverters, drivers, and AND-OR gating to perform full binary decoding of four data inputs per section.
Propagation delay varies by signal path: tPLH/tPHL from select inputs (A/B) to outputs (Y) is 3.7–12 ns; from strobe (G) to Y is 3.7–10.5 ns; and from data inputs (C0–C3) to Y is 1.7–9 ns under recommended conditions (VCC = 4.5–5.5 V, CL = 50 pF, TA = 0°C to 70°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | F-series TTL - ensures compatibility with 74F logic families and robust noise immunity in mixed-signal boards. |
| Supply Voltage | 4.5 V to 5.5 V - requires regulated +5 V rail; not compatible with 3.3 V or wide-voltage systems. |
| Output Drive | 20 mA sink (IOL), –1 mA source (IOH) - sufficient to drive multiple TTL inputs or small LED indicators directly. |
| Propagation Delay | 1.7–12 ns - enables use in sub-100 MHz synchronous logic paths with predictable timing margins. |
| Operating Temperature | 0°C to 70°C - rated for commercial-grade environments only; excludes extended industrial or automotive use. |
| Input Thresholds | VIL = 0.8 V max, VIH = 2.0 V min - defines strict TTL-compatible switching points for reliable interfacing with legacy 74-series devices. |
| Package Type | 16-pin PDIP (N) - through-hole mounting; 0.3-inch width; standard footprint for prototyping and repairable assemblies. |
Pinout & Package
SN74F153N is supplied in a 16-pin plastic dual in-line package (PDIP-N) with 0.3-inch body width and standard through-hole lead spacing. Pin 1 is located at the top-left corner when the notch faces upward.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1C0 | Data input 0 for first multiplexer section - connects to source signal selected when A=0, B=0. |
| 2 | 1C1 | Data input 1 for first section - active when A=1, B=0. |
| 3 | 1C2 | Data input 2 for first section - active when A=0, B=1. |
| 4 | 1C3 | Data input 3 for first section - active when A=1, B=1. |
| 5 | 1G | Strobe (enable) for first section - output 1Y is high-impedance unless 1G = L. |
| 6 | 1Y | Output of first multiplexer section - reflects selected C0–C3 based on A/B state when 1G = L. |
| 7 | GND | Ground reference - must be connected to system common; decoupling capacitor recommended near pin. |
| 8 | 2C0 | Data input 0 for second multiplexer section - independent channel with same A/B select logic. |
| 9 | 2Y | Output of second multiplexer section - electrically isolated from 1Y; supports dual-path routing. |
| 10 | 2C1 | Data input 1 for second section - shares A/B with first section but has separate enable (2G) and output (2Y). |
| 11 | 2C2 | Data input 2 for second section - enables identical 4:1 selection logic on second channel. |
| 12 | 2C3 | Data input 3 for second section - completes second independent 4-input set. |
| 13 | 2G | Strobe (enable) for second section - controls 2Y independently of 1G for gated dual-channel operation. |
| 14 | VCC | +5 V supply - must be bypassed with 0.1 µF ceramic capacitor between pins 14 and 7. |
| 15 | B | Common select input (LSB) - shared by both sections; determines bit-0 of 2-bit address. |
| 16 | A | Common select input (MSB) - shared by both sections; determines bit-1 of 2-bit address. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 multiplexers | Enables simultaneous routing of two separate 4-input data streams using shared address lines A/B - reduces board space vs. discrete ICs. |
| Separate strobe inputs (1G/2G) | Allows independent enabling/disabling of each section - critical for time-multiplexed bus arbitration or conditional signal pass-through. |
| TTL-compatible voltage thresholds | VIH ≥ 2.0 V and VIL ≤ 0.8 V ensure interoperability with legacy 74LS, 74S, and other F-series logic without level-shifting. |
| High-speed F-series propagation | Sub-10 ns typical delays on critical paths support clock rates up to ~100 MHz in combinatorial logic chains. |
| Robust output drive (20 mA sink) | Drives up to 10 standard TTL loads directly - eliminates need for buffer stages in many interface applications. |
Applications
| Industrial Control Logic | Legacy Computer Bus Interface |
|---|---|
|
Use Scenario: Selecting among four sensor inputs (temperature, pressure, flow, humidity) for sequential ADC sampling in a PLC I/O module. IC Role / Device Role / Timing Role: Dual multiplexer routes analog front-end signals to a single ADC channel while enabling synchronized sampling via strobe-controlled gating. Use Value: Reduces component count by replacing two discrete 74F151s; shared A/B lines simplify microcontroller GPIO usage and timing coordination. |
Use Scenario: Arbitrating access to a shared memory address/data bus between four peripheral controllers in a retrocomputing expansion backplane. IC Role / Device Role / Timing Role: Acts as a programmable bus switch - A/B selects active peripheral, strobes (1G/2G) gate read/write cycles to prevent contention. Use Value: Provides deterministic, glitch-free bus handoff with <12 ns propagation - meets tight setup/hold timing of 8-bit ISA-style buses. |
| Digital Signal Routing | Test Equipment Signal Switching |
|
Use Scenario: Dynamically reconfiguring signal paths in a logic analyzer front-end to route one of four probe channels to the acquisition engine. IC Role / Device Role / Timing Role: Data selector performs real-time channel selection under FPGA control; strobes isolate inactive paths to minimize crosstalk. Use Value: Enables hardware-level channel switching without software latency; 20 mA drive supports direct connection to 50 Ω transmission lines via series termination. |
Use Scenario: Automating calibration sequence in automated test equipment by routing reference voltages (±1 V, ±5 V) to DUT inputs under microcontroller command. IC Role / Device Role / Timing Role: Precision signal switch - low ON-resistance and TTL-compatible thresholds ensure minimal voltage error (<50 mV) across all four inputs. Use Value: Eliminates manual jumpering; dual-section design allows concurrent routing of reference and return paths for differential measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS153N | Lower speed (tPD ≈ 15–22 ns), reduced power (ICC ≈ 19 mA), same pinout and logic function. | Preferred where timing margin >20 ns is acceptable and lower power consumption is prioritized over speed. | Select SN74LS153N for cost-sensitive, low-frequency control logic where propagation delay is non-critical. |
| SN74HC153N | CMOS technology, wider supply range (2–6 V), higher noise immunity, but slower at 5 V (tPD ≈ 18–25 ns); pin-compatible. | Suitable for mixed-voltage systems and battery-powered designs requiring 3.3 V operation, but not for high-speed TTL interconnect. | Choose SN74HC153N when migrating to CMOS logic families or operating outside 5 V nominal rails - verify VIH/VIL compatibility with driving sources. |
Compared with SN74F153N, SN74LS153N trades speed for lower power and cost in legacy TTL systems, while SN74HC153N offers voltage flexibility and noise resilience at the expense of raw speed - neither is a drop-in replacement without verifying timing and drive requirements.
Availability
SN74F153N is available at Aetrix Electronics and suitable for industrial control logic, legacy computer bus interface, and digital signal routing requiring stable component supply and long-term obsolescence management.
Supply support for SN74F153N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial, automotive, and communications applications.
The SN74F153N belongs to TI's 74F TTL logic family, designed specifically for high-speed, low-noise digital signal routing in commercial-grade systems where performance and compatibility with legacy 74-series infrastructure are essential.
FAQ
What is the maximum clock frequency supported by SN74F153N in a synchronous multiplexing application?
The SN74F153N does not operate on a clock; it is a combinational logic device. Its usable data rate depends on propagation delay and system timing margins. With worst-case tPHL/tPLH of 12 ns, it supports reliable operation in logic paths with minimum pulse widths ≥25 ns - corresponding to effective toggle rates up to ~40 MHz in feedback-free configurations. For SN74F153N-based designs, always validate setup/hold times against driving and receiving devices.
Can SN74F153N be used with 3.3 V logic inputs?
No - SN74F153N requires TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) and a 4.5–5.5 V supply. A 3.3 V signal may not meet VIH specification reliably, risking logic misreads. If interfacing with 3.3 V systems, use a level translator such as SN74LVC1T45 or design with SN74HC153N instead. SN74F153N itself must be powered at 5 V.
Does SN74F153N support hot insertion or live swapping in powered systems?
No - SN74F153N lacks hot-swap protection features such as power-up 3-state or Ioff. Applying VCC before GND or inserting/removing while powered risks latch-up or permanent damage due to absolute maximum ratings being exceeded (e.g., input voltage > VCC + 0.5 V). Always power-cycle the board before replacing SN74F153N in service.
Are the two multiplexer sections of SN74F153N electrically isolated from each other?
Yes - the two 4:1 sections share only the A and B select inputs and VCC/GND rails; their data inputs (1C0–1C3, 2C0–2C3), strobes (1G, 2G), and outputs (1Y, 2Y) are fully independent. This allows simultaneous, uncorrelated selection - for example, routing different signals through each section while maintaining identical address control. SN74F153N's internal isolation prevents crosstalk between sections under normal operating conditions.
What is the recommended decoupling for SN74F153N in high-speed layouts?
Place a 0.1 µF ceramic capacitor between VCC (pin 14) and GND (pin 7) as close as possible to the SN74F153N package - lead length should be <2 mm. For boards with multiple SN74F153N units or dense logic, add a bulk 4.7 µF tantalum or aluminum electrolytic capacitor per 5–10 ICs on the same 5 V rail. Avoid shared vias between decoupling caps and signal traces to maintain SN74F153N timing integrity.
SN74F153N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74F
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 2 x 4:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 1mA, 20mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74F153N FAQ
1.How can I place an order for SN74F153N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74F153N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74F153N reliable?
The price and inventory of SN74F153N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74F153N is usually 5 days.
3.What payment methods are accepted for SN74F153N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74F153N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74F153N?
SN74F153N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74F153N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74F153N?
For technical support, including SN74F153N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74F153N requirements.
6.How does Aetrix verify that SN74F153N is sourced from the original manufacturer or authorized distributors?
All SN74F153N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74F153N meets industry standards.
7.What is the process for return or replacement of SN74F153N?
All SN74F153N units undergo pre-shipment inspection (PSI). If there is an issue with SN74F153N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74F153N part is unused and in its original packaging.
Return procedure for SN74F153N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74F153N Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
