Texas Instruments SN74F352N
- Part No.:
- SN74F352N
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
SN74F352N.pdf
- Description:
- MUX, F/FAST SERIES
- Quantity:
- Payment:

- Shipping:

Inventory:4,125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74F352N from Texas Instruments is a dual 4-line to 1-line data selector/multiplexer with active-low enable and complementary outputs, operating at 5 V supply, with typical propagation delay of 3.5 ns at VCC = 5 V and TA = 25°C, used in digital logic routing and address decoding in TTL-based systems.
For engineers reviewing the SN74F352N datasheet, SN74F352N pinout, SN74F352N application, or SN74F352N equivalent, key selection criteria include its dual-channel 4:1 multiplexing capability, complementary output structure, TTL-compatible input thresholds, and through-hole DIP-16 package suitability for legacy board-level integration and test fixtures.
Technical Context
The SN74F352N implements two independent 4-input multiplexers sharing common select lines (S0, S1) and individual active-low enables (/E1, /E2), each producing true and complemented outputs (Y, /Y). It uses bipolar F-type TTL technology, ensuring compatibility with standard 74F logic families and supporting fan-out of 10 to similar loads.
Its internal architecture avoids latching or storage; all outputs respond combinatorially to input and select states. The device requires no external biasing or termination for nominal operation across the commercial temperature range (0°C to 70°C) and 4.5 V–5.5 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74F TTL - ensures interoperability with other 74F-series components and defined noise margins |
| Function | Dual 4:1 multiplexer with complementary outputs - enables simultaneous true/complement signal routing per channel |
| Propagation Delay | 3.5 ns max (tPD) - supports high-speed address/data switching up to ~100 MHz system clock domains |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5 V TTL power rails and tolerant of typical rail variation |
| Operating Temperature | 0°C to +70°C - rated for commercial-grade environments including office equipment and industrial control panels |
| Output Drive | IOH = –1 mA, IOL = 20 mA - sufficient to drive 10 standard TTL inputs without buffering |
Pinout & Package
SN74F352N is housed in a 16-pin plastic dual in-line package (PDIP-16) with 0.3-inch body width and standard through-hole mounting footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | /E1, /E2 (Active-Low Enables) | Enable control for each multiplexer channel; low = functional, high = high-impedance outputs |
| 2, 3, 4, 5 | I0A–I3A (Channel A Inputs) | Data inputs for first 4:1 mux; selected by S0/S1 to drive Y1 and /Y1 |
| 6, 7 | Y1, /Y1 (Channel A Outputs) | Complementary outputs from Channel A; both driven simultaneously during enable |
| 9, 10, 11, 12 | I0B–I3B (Channel B Inputs) | Data inputs for second 4:1 mux; shares S0/S1 with Channel A |
| 13, 14 | Y2, /Y2 (Channel B Outputs) | Complementary outputs from Channel B; independent enable (/E2) allows channel gating |
| 8, 16 | GND, VCC | Power return and +5 V supply pins - require local decoupling per standard TTL layout practice |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 multiplexers | Reduces component count in systems requiring parallel data routing paths, e.g., dual-bus arbitration or mirrored control logic |
| Complementary true/complement outputs | Eliminates need for external inverters when both logic polarities are required, saving board space and propagation delay |
| Active-low enable per channel | Supports hierarchical enable schemes - e.g., one channel enabled while the other is tristated for bus isolation |
| F-type TTL speed-performance | Delivers faster switching than 74LS variants while maintaining pin and logic compatibility with legacy 74F designs |
Applications
| Computer Address Decoding | Industrial Control Logic |
|---|---|
Use Scenario: Selecting between four memory-mapped peripheral addresses using CPU address lines. IC Role / Device Role / Timing Role: Dual-channel address decoder that routes A0–A1 to select one of four I/O registers per channel. Use Value: Enables compact, synchronous register access without additional gating logic or timing skew between channels. | Use Scenario: Routing sensor input signals to a shared ADC based on PLC scan cycle phase. IC Role / Device Role / Timing Role: Signal router that switches analog front-end multiplexing under digital control with deterministic latency. Use Value: Provides predictable 3.5 ns propagation delay and rail-to-rail TTL-compatible control interface for deterministic sampling timing. |
| Test Equipment Signal Switching | Legacy Communication Interface |
Use Scenario: Configuring stimulus/response paths in automated test fixtures with manual or microcontroller control. IC Role / Device Role / Timing Role: Manual or firmware-controlled signal path selector with visible, debuggable logic states. Use Value: Through-hole DIP-16 package allows easy socketing and probe access; complementary outputs simplify LED status indication. | Use Scenario: Managing multiple UART or RS-232 transceiver enables in multi-port serial concentrators. IC Role / Device Role / Timing Role: Enable-gated channel selector for serial port resource allocation in embedded terminal servers. Use Value: Independent /E1 and /E2 pins allow dynamic channel activation without affecting adjacent serial link timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS352N | Slower propagation delay (15 ns typ), lower drive strength (IOL = 8 mA), same pinout and function | Acceptable where speed < 30 MHz and fan-out ≤ 8 is sufficient; higher power efficiency at low frequency | Select SN74LS352N only if system timing budget permits longer delay and reduced loading capability is acceptable |
| SN74F153N | Same 74F family speed, but provides only true outputs (no /Y); identical pinout except missing /Y pins | Requires external inverter if complemented output needed; otherwise drop-in replacement for true-output-only use cases | Choose SN74F153N when complementary outputs are unnecessary and board layout rework must be avoided |
Compared with SN74LS352N, the SN74F352N delivers 4× faster switching and higher drive; compared with SN74F153N, it adds integrated complementary outputs-critical for differential signaling or logic inversion without added components.
Availability
SN74F352N is available at Aetrix Electronics and suitable for computer address decoding, industrial control logic, test equipment signal switching, and legacy communication interface design requiring stable component supply and long-term obsolescence management.
Supply support for SN74F352N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive reach.
The SN74F352N belongs to TI's 74F TTL logic product line, designed for high-speed digital systems requiring reliable, pin-compatible upgrades from earlier 74-series families in commercial and industrial applications.
FAQ
What is the maximum operating frequency supported by the SN74F352N?
The SN74F352N does not specify a maximum clock frequency in its datasheet because it is a combinatorial multiplexer, not a clocked device. Its usable switching rate depends on propagation delay (3.5 ns typical) and system setup/hold timing. In practice, it reliably supports data routing in systems with clock periods ≥ 10 ns (i.e., ≤ 100 MHz toggle rate) when interfaced with compatible 74F logic.
Does the SN74F352N support 3.3 V operation?
No, the SN74F352N is specified only for 4.5 V to 5.5 V operation and is not 3.3 V tolerant. Applying 3.3 V to VCC results in undefined logic thresholds and degraded performance. For 3.3 V systems, consider modern alternatives like SN74LVC153 or level-shifting interfaces-not the SN74F352N.
Are the /Y1 and /Y2 outputs truly complementary to Y1 and Y2 on the SN74F352N?
Yes, the /Y1 and /Y2 outputs of the SN74F352N are actively driven complements of Y1 and Y2 respectively, with matched propagation delays (within 0.5 ns) and full TTL voltage levels. This is confirmed in the functional truth table and AC characteristics section of the official SN74F352N datasheet.
Can the SN74F352N be used in place of the SN74F153N?
The SN74F352N is not a direct replacement for the SN74F153N due to differing pinouts: SN74F352N includes dedicated /Y1 and /Y2 pins (pins 6 and 13), while SN74F153N omits them. Using SN74F352N in an SN74F153N footprint requires PCB modification unless /Y signals are left unconnected and unused.
What is the recommended decoupling for the SN74F352N?
TI recommends a 0.1 µF ceramic capacitor placed as close as possible to pins 8 (GND) and 16 (VCC) of the SN74F352N. For boards with multiple 74F devices, add a bulk 4.7 µF–10 µF electrolytic capacitor per power plane segment. This maintains stable VCC during fast TTL switching transitions and prevents ground bounce in the SN74F352N.
SN74F352N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74F352N FAQ
1.How can I place an order for SN74F352N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74F352N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74F352N reliable?
The price and inventory of SN74F352N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74F352N is usually 5 days.
3.What payment methods are accepted for SN74F352N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74F352N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74F352N?
SN74F352N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74F352N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74F352N?
For technical support, including SN74F352N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74F352N requirements.
6.How does Aetrix verify that SN74F352N is sourced from the original manufacturer or authorized distributors?
All SN74F352N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74F352N meets industry standards.
7.What is the process for return or replacement of SN74F352N?
All SN74F352N units undergo pre-shipment inspection (PSI). If there is an issue with SN74F352N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74F352N part is unused and in its original packaging.
Return procedure for SN74F352N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74F352N Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

