Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74F74DG4

Name: SN74F74DG4
Brand: Texas Instruments
SKU: SN74F74DG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74F74DG4

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74F74DG4.pdf

Description:: IC FF D-TYPE DUAL 1BIT 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,601

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74F74DG4 from Texas Instruments is a dual positive-edge-triggered D-type flip-flop with independent preset and clear inputs, operating at 5 V supply, supporting up to 80 MHz clock frequency, with propagation delays as low as 3 ns (t_PLH), and rated for 0°C to 70°C industrial temperature range. It serves as a synchronous storage element in digital control logic, state machines, and data synchronization circuits.

For engineers reviewing the SN74F74DG4 datasheet, SN74F74DG4 pinout, SN74F74DG4 application, or SN74F74DG4 equivalent, key selection considerations include its TTL-compatible input thresholds (V_IL = 0.8 V, V_IH = 2 V), guaranteed output drive (I_OL = 20 mA), dual independent flip-flop architecture with asynchronous set/reset, and SOIC-14 packaging with RoHS-compliant NiPdAu lead finish.

Technical Context

This device implements two electrically isolated D-type latches triggered on the rising edge of CLK, each with dedicated active-low PRE and CLR inputs that override clocked operation. Data transfer occurs only when both PRE and CLR are high, satisfying setup (t_su = 2 ns) and hold (t_th = 1 ns) timing relative to CLK↑.

Internal logic uses bipolar TTL circuitry with Schottky-clamped transistors, delivering fast switching (f_max = 80 MHz at V_CC = 5 V), defined VOH ≥ 2.5 V (I_OH = –1 mA) and VOL ≤ 0.5 V (I_OL = 20 mA), and absolute maximum ratings including V_CC = –0.5 V to 7 V and VI = –1.2 V to 7 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	F-series TTL - ensures compatibility with legacy 74-series systems and robust noise immunity.
Supply Voltage	4.5 V to 5.5 V - requires stable 5 V rail; operation outside this range risks undefined behavior or damage.
Max Clock Frequency	80 MHz - supports high-speed synchronous logic in counters, shift registers, and pipeline stages.
Propagation Delay	t_PLH/t_PHL = 3–7.8 ns - enables sub-12.5 ns minimum clock period in critical timing paths.
Output Drive	I_OL = 20 mA / I_OH = –1 mA - sufficient to directly drive multiple standard TTL inputs (fan-out ≥ 10).
Operating Temperature	0°C to 70°C - qualified for commercial/industrial ambient environments, not extended or automotive.
Input Thresholds	V_IL = 0.8 V, V_IH = 2.0 V - defines valid logic-low/high voltage windows for reliable signal interpretation.

Pinout & Package

SN74F74DG4 is packaged in a 14-pin SOIC (Small Outline Integrated Circuit) with 1.27 mm pitch, 3.9 mm body width, and 1.75 mm max height per JEDEC MS-012 AB. Pin 1 is marked by a beveled corner or notch.

Pin/Terminal	Circuit Role	Design Meaning
1	1CLR	Active-low asynchronous reset for first flip-flop - forces Q1 = 0, Q1̅ = 1 regardless of clock or data.
2	1D	Data input for first flip-flop - sampled on rising CLK edge if PRE/CLR inactive.
3	1CLK	Clock input for first flip-flop - positive-edge sensitive; triggering independent of rise time.
4	1PRE	Active-low asynchronous preset for first flip-flop - forces Q1 = 1, Q1̅ = 0 regardless of clock or data.
5	1Q	True output of first flip-flop - reflects stored D value after CLK↑, unless overridden by PRE/CLR.
6	1Q̅	Inverted output of first flip-flop - complementary to 1Q; no internal inversion delay added.
7	GND	Ground reference - must be low-impedance return path for all internal current sinks.
8	V_CC	Positive supply - powers both flip-flops; bypassing with 0.1 µF ceramic near pin is mandatory.
9	2Q̅	Inverted output of second flip-flop - electrically isolated from first section; shares no internal nodes.
10	2Q	True output of second flip-flop - operates identically to 1Q but with independent control inputs.
11	2PRE	Active-low asynchronous preset for second flip-flop - does not affect first flip-flop's state.
12	2CLK	Clock input for second flip-flop - fully independent timing domain; no skew or coupling with 1CLK.
13	2D	Data input for second flip-flop - no electrical interaction with 1D; supports separate data streams.
14	2CLR	Active-low asynchronous reset for second flip-flop - independent of 1CLR; allows selective reset.

Key Features

Feature	Design Value
Dual independent flip-flops	Enables compact implementation of two-bit registers or split control paths without inter-stage coupling.
Asynchronous preset and clear	Allows immediate initialization or fault recovery without waiting for next clock edge - critical for power-up sequencing.
Positive-edge clock triggering	Eliminates sensitivity to clock rise time; triggers reliably at voltage threshold, simplifying clock distribution.
TTL-compatible input/output levels	Direct interface with 74LS, 74ALS, and other F-family devices without level-shifting components.
Guaranteed timing over temperature	Specified t_su, t_th, and propagation delays validated across full 0°C–70°C range - supports deterministic timing closure.

Applications

State Machine Control	Parallel Data Latching
Use Scenario: Controlling sequence states in a washing machine controller using combinational logic and feedback. IC Role / Device Role / Timing Role: Stores current state bits (e.g., "spin", "rinse", "drain") and advances on system clock edges; PRE/CLR used for error-induced reset. Use Value: Dual flip-flops provide minimal footprint for 2-bit state encoding while asynchronous controls ensure deterministic recovery from jam or timeout faults.	Use Scenario: Capturing parallel sensor outputs (e.g., 8-bit ADC result) into a microcontroller's data bus during sampling. IC Role / Device Role / Timing Role: Acts as transparent latch synchronized to sample strobe; two SN74F74DG4 units handle 8-bit data with shared CLK and independent PRE/CLR for channel enable. Use Value: 20 mA output drive allows direct connection to MCU data lines; setup/hold timing guarantees clean capture even at 80 MHz strobe rates.
Frequency Division	Glitch-Free Toggle Logic
Use Scenario: Generating half-frequency clock signals for peripheral subsystems in a digital audio processor. IC Role / Device Role / Timing Role: Configured as toggle flip-flop (Q̅ fed to D); one SN74F74DG4 provides two independent ÷2 dividers from same source. Use Value: Propagation delay matching between Q and Q̅ outputs minimizes duty-cycle distortion; 80 MHz max input supports high-base-rate clocks.	Use Scenario: Debouncing mechanical switch inputs in industrial HMI panels where contact bounce causes spurious transitions. IC Role / Device Role / Timing Role: Used in SR-latch configuration (PRE/CLR driven by switch + RC filter) to produce clean, metastability-resistant output. Use Value: Asynchronous PRE/CLR inputs respond within nanoseconds to filtered switch edges, eliminating need for software polling or additional RC networks.

State Machine Control

Parallel Data Latching

Use Scenario: Controlling sequence states in a washing machine controller using combinational logic and feedback.

IC Role / Device Role / Timing Role: Stores current state bits (e.g., "spin", "rinse", "drain") and advances on system clock edges; PRE/CLR used for error-induced reset.

Use Value: Dual flip-flops provide minimal footprint for 2-bit state encoding while asynchronous controls ensure deterministic recovery from jam or timeout faults.

Use Scenario: Capturing parallel sensor outputs (e.g., 8-bit ADC result) into a microcontroller's data bus during sampling.

IC Role / Device Role / Timing Role: Acts as transparent latch synchronized to sample strobe; two SN74F74DG4 units handle 8-bit data with shared CLK and independent PRE/CLR for channel enable.

Use Value: 20 mA output drive allows direct connection to MCU data lines; setup/hold timing guarantees clean capture even at 80 MHz strobe rates.

Frequency Division

Glitch-Free Toggle Logic

Use Scenario: Generating half-frequency clock signals for peripheral subsystems in a digital audio processor.

IC Role / Device Role / Timing Role: Configured as toggle flip-flop (Q̅ fed to D); one SN74F74DG4 provides two independent ÷2 dividers from same source.

Use Value: Propagation delay matching between Q and Q̅ outputs minimizes duty-cycle distortion; 80 MHz max input supports high-base-rate clocks.

Use Scenario: Debouncing mechanical switch inputs in industrial HMI panels where contact bounce causes spurious transitions.

IC Role / Device Role / Timing Role: Used in SR-latch configuration (PRE/CLR driven by switch + RC filter) to produce clean, metastability-resistant output.

Use Value: Asynchronous PRE/CLR inputs respond within nanoseconds to filtered switch edges, eliminating need for software polling or additional RC networks.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS74AN	Lower speed (f_max = 30 MHz), higher t_pd (15–25 ns), lower I_OL (8 mA), same SOIC-14 package.	Not suitable for >30 MHz clock domains; acceptable for cost-sensitive, low-speed control logic.	Choose when power efficiency (ICC ≈ 19 mA vs. 16 mA) and speed are secondary to legacy compatibility.
SN74HC74DR	CMOS technology, wider V_CC (2–6 V), lower ICC (<1 µA), slower t_pd (13–23 ns at 5 V), I_OL = 5.2 mA.	Requires level translation for TTL input interfaces; unsuitable for driving >5 standard TTL loads.	Prefer for battery-powered or mixed-voltage systems where static power and supply flexibility outweigh speed needs.

Compared with SN74LS74AN and SN74HC74DR, SN74F74DG4 delivers superior speed and drive strength in TTL systems but consumes more quiescent current and lacks wide-supply flexibility - making it optimal for performance-critical, 5 V-only legacy digital designs.

Availability

SN74F74DG4 is available at Aetrix Electronics and suitable for industrial control panels, test equipment interfaces, and legacy telecom infrastructure requiring stable component supply and long-term obsolescence management.

Supply support for SN74F74DG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive qualification.

The SN74F74DG4 belongs to TI's 74F TTL logic family, designed specifically for high-speed digital systems requiring predictable timing, robust noise margins, and interoperability with legacy 74-series hardware.

FAQ

What is the maximum clock frequency supported by the SN74F74DG4?

The SN74F74DG4 supports a maximum clock frequency of 80 MHz under recommended operating conditions (V_CC = 4.5 V to 5.5 V, T_A = 0°C to 70°C). This rating is verified by TI's switching characteristics table and applies to both flip-flops independently. Exceeding 80 MHz may violate setup/hold timing and cause metastability or incorrect state capture in the SN74F74DG4.

Does the SN74F74DG4 require external pull-up resistors on PRE and CLR inputs?

No, the SN74F74DG4 does not require external pull-up resistors on PRE and CLR inputs because these are active-low TTL inputs with built-in current-sinking capability. When left unconnected, internal leakage and noise margin design ensure they default to high (inactive) state. However, for noise immunity in high-EMI environments, a 1–10 kΩ pull-up to V_CC is recommended - especially in systems using the SN74F74DG4.

Can the SN74F74DG4 operate at 3.3 V supply voltage?

No, the SN74F74DG4 is not specified for 3.3 V operation. Its recommended V_CC range is 4.5 V to 5.5 V, and absolute maximum rating is 7 V. At 3.3 V, input thresholds (V_IL = 0.8 V, V_IH = 2.0 V) may not be met reliably, and output drive (VOH/VOL) and timing parameters are not guaranteed. Use SN74HC74 or SN74LVC74 for 3.3 V systems instead of the SN74F74DG4.

What is the function of the NC pins in the SN74F74DG4 SOIC package?

The SN74F74DG4 SOIC-14 package has no NC (No Connect) pins - all 14 pins are assigned functional roles as defined in the datasheet: pins 1–7 and 8–14 correspond to 1CLR through 2CLR with GND and V_CC included. The NC designation appears only in ceramic packages (e.g., FK, J) due to different die pad layouts; it does not apply to the SN74F74DG4's D-package pinout.

How does the SN74F74DG4 handle simultaneous assertion of PRE and CLR?

When both PRE and CLR are low simultaneously, the SN74F74DG4 enters an undefined output state (Q and Q̅ both high), which is nonstable and violates the normal complementary relationship. TI explicitly notes this condition is not guaranteed for VOH compliance and will resolve to a valid state only after one input returns high. Designers must avoid asserting both PRE and CLR concurrently in the SN74F74DG4 to prevent unpredictable downstream logic behavior.

SN74F74DG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74F

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Function:: Set(Preset) and Reset

Type:: D-Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 145 MHz

Max Propagation Delay @ V, Max CL:: 8ns @ 5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 1mA, 20mA

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Iq):: 16 mA

Input Capacitance:: -

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

SN74F74DG4 FAQ

1.How can I place an order for SN74F74DG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74F74DG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74F74DG4 reliable?

The price and inventory of SN74F74DG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74F74DG4 is usually 5 days.

3.What payment methods are accepted for SN74F74DG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74F74DG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74F74DG4?

SN74F74DG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74F74DG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74F74DG4?

For technical support, including SN74F74DG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74F74DG4 requirements.

6.How does Aetrix verify that SN74F74DG4 is sourced from the original manufacturer or authorized distributors?

All SN74F74DG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74F74DG4 meets industry standards.

7.What is the process for return or replacement of SN74F74DG4?

All SN74F74DG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74F74DG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74F74DG4 part is unused and in its original packaging.

Return procedure for SN74F74DG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…