Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Translators, Level Shifters

Texas Instruments SN74GTL2006PW

Name: SN74GTL2006PW
Brand: Texas Instruments
SKU: SN74GTL2006PW
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74GTL2006PW

Manufacturer:: Texas Instruments

Category:: Translators, Level Shifters

Package:

Datasheet:: SN74GTL2006PW.pdf

Description:: IC TRANSLATOR UNIDIR 28TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,929

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74GTL2006PW from Texas Instruments is a 13-bit bidirectional GTL-/GTL/GTL+ to LVTTL voltage-level translator with integrated series termination (30 Ω) on TTL outputs, designed for dual-processor platform health management in Xeon® systems. It supports 3.3-V LVTTL I/O interfacing with GTL-family processor buses and operates across −40°C to 85°C.

For engineers reviewing the SN74GTL2006PW datasheet, SN74GTL2006PW pinout, SN74GTL2006PW application, or SN74GTL2006PW equivalent, this page delivers verified electrical parameters, validated bidirectional translation behavior, open-drain I/O handling, powered-down leakage characteristics, and JEDEC-compliant latch-up/ESD performance data essential for server motherboard and thermal monitoring signal routing.

Technical Context

The SN74GTL2006PW implements asymmetric bidirectional translation between GTL-family (VREF-referenced, 0.8–1.1 V logic thresholds) and LVTTL (0.8 V / 2.0 V thresholds) domains using separate A-port (LVTTL) and B-port (GTL−/GTL/GTL+) I/O banks. It features dedicated VREF input for precise GTL threshold control and includes delay-compensated enable logic on 7BO1/7BO2 to suppress transients during 5BI/6BI-to-5A/6A state transitions.

It integrates five distinct I/O configurations: totem-pole LVTTL outputs (e.g., 1AO–4AO, 9AO), GTL-compatible push-pull outputs (e.g., 1BI–4BI, 9BI), open-drain LVTTL outputs (5A/6A), open-drain GTL outputs (7BO1/7BO2), and open-drain bidirectional I/O (11A/11BI/11BO), each with defined current drive (15–32 mA), propagation delays (1–21 ns), and voltage tolerances aligned to JEDEC GTL specifications.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Supply Range	3.0 V to 3.6 V - ensures compatibility with standard 3.3-V LVTTL rail and stable operation under typical server power rail tolerances.
VREF Input Range	0.5 V to 1.1 V - supports GTL− (0.6 V), GTL (0.8 V), and GTL+ (1.0 V) reference voltages for accurate threshold alignment per bus standard.
Propagation Delay (B→A)	2 ns (typ) to 10 ns (max) - enables high-speed signal routing between GTL processor I/O and LVTTL southbridge or PMU interfaces.
Output Drive (A port)	±16 mA - sufficient for driving LVTTL loads including 50-Ω transmission lines and multi-drop bus stubs without external buffers.
Output Drive (B port)	15 mA sink - matches GTL bus termination requirements and prevents overshoot on 1.2-V or 1.5-V GTL/GTL+ lines.
ESD Rating (HBM)	2000 V - exceeds JEDEC Class II requirements, supporting robust handling in automated PCB assembly environments.
Latch-Up Immunity	>500 mA per JESD78 - guarantees resilience against transient current faults in high-density server backplane interconnects.

Pinout & Package

TSSOP-28 package (PW), 4.4 mm × 9.7 mm body, 0.65 mm pitch, exposed pad not present, RoHS-compliant NIPDAU finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1	VREF	GTL reference voltage input - sets logic thresholds for all B-port GTL inputs/outputs; must be externally sourced at 0.6 V (GTL−), 0.8 V (GTL), or 1.0 V (GTL+).
2–6, 8, 10–13, 15	nAn	LVTTL I/Os (A port) - bidirectional pins with totem-pole output structure; used for PROCHOT_L, THRMTRIP_L, 1ERR_L, SMI_L, and FORCEPR_L signals.
7, 9, 16–27	nBn	GTL−/GTL/GTL+ I/Os (B port) - push-pull or open-drain GTL-compatible pins; interface directly with Xeon® processor GTL bus pins.
14	GND	Digital ground reference - common return path for both A- and B-port logic domains; requires low-inductance PCB connection.
28	VCC	3.3-V supply input - powers internal translation circuitry and A-port drivers; bypassing with 0.1 µF ceramic capacitor required near pin.

Key Features

Feature	Design Value
Bidirectional GTL↔LVTTL Translation	Supports simultaneous up/down translation across 13 channels with independent direction control per channel group - eliminates need for discrete level-shifter arrays in dual-CPU health monitoring paths.
Integrated 30-Ω Series Termination	On all A-port LVTTL outputs - reduces signal reflections on 50-Ω PCB traces without requiring external resistors, saving board space and improving signal integrity.
Powered-Down High-Impedance Inputs	All LVTTL inputs (including 10AI1/10AI2) enter high-Z state with zero leakage when VCC = 0 V - enables hot-swap-safe signal routing in redundant platform management subsystems.
Open-Drain I/O with Delay-Compensated Enable	7BO1/7BO2 outputs include built-in delay to prevent glitches during 5BI/6BI-to-5A/6A timing skew (up to 100 ns) - ensures glitch-free assertion of critical fault signals like PROCHOT_L.
JEDEC-Compliant Robustness	Latch-up immunity >500 mA and HBM ESD rating of 2000 V - meets industrial/server reliability requirements for long-life embedded control applications.

Applications

Processor Thermal Throttling	Platform Fault Signaling
Use Scenario: Routing PROCHOT_L and THRMTRIP_L signals between dual Xeon® CPUs and shared southbridge or BMC. IC Role / Device Role / Timing Role: Bidirectional level translator enabling real-time thermal event propagation across GTL (CPU) and LVTTL (southbridge/BMC) domains with sub-10 ns latency. Use Value: Eliminates timing uncertainty from discrete resistor-based translators and ensures deterministic response to thermal emergencies via guaranteed glitch-free 7BO1/7BO2 outputs.	Use Scenario: Transmitting 1ERR_L, SMI_L, and FORCEPR_L status signals from CPU I/O to platform management controller. IC Role / Device Role / Timing Role: Signal integrity-preserving interface that maintains GTL bus timing margins while converting to LVTTL-compatible voltage levels for PMU interpretation. Use Value: Integrated 30-Ω series termination on A-port outputs reduces PCB trace stub effects and eliminates external termination components, lowering BOM cost and layout complexity.
CPU Health Monitoring Bus	Dual-Processor Synchronization
Use Scenario: Interfacing CPU-side GTL health monitor pins (e.g., NMI_L, SMI_BUFF_L) with LVTTL-capable platform controller hub. IC Role / Device Role / Timing Role: Voltage-domain bridge with open-drain support for wired-OR signaling across processor and chipset domains. Use Value: Open-drain I/O capability (5A/6A, 7BO1/7BO2, 11A/11BI/11BO) allows direct connection to shared interrupt lines without external pull-ups or logic gates.	Use Scenario: Coordinating fault-handling sequences between two Xeon® processors during thermal or error events. IC Role / Device Role / Timing Role: Deterministic, low-skew bidirectional translator ensuring synchronized assertion/deassertion of cross-CPU control signals (e.g., FORCEPR_L). Use Value: Matched propagation delays (2–5.5 ns typ B→A, 1–4 ns typ A→B) minimize inter-processor timing skew, preventing race conditions in failover logic.

Processor Thermal Throttling

Platform Fault Signaling

Use Scenario: Routing PROCHOT_L and THRMTRIP_L signals between dual Xeon® CPUs and shared southbridge or BMC.

IC Role / Device Role / Timing Role: Bidirectional level translator enabling real-time thermal event propagation across GTL (CPU) and LVTTL (southbridge/BMC) domains with sub-10 ns latency.

Use Value: Eliminates timing uncertainty from discrete resistor-based translators and ensures deterministic response to thermal emergencies via guaranteed glitch-free 7BO1/7BO2 outputs.

Use Scenario: Transmitting 1ERR_L, SMI_L, and FORCEPR_L status signals from CPU I/O to platform management controller.

IC Role / Device Role / Timing Role: Signal integrity-preserving interface that maintains GTL bus timing margins while converting to LVTTL-compatible voltage levels for PMU interpretation.

Use Value: Integrated 30-Ω series termination on A-port outputs reduces PCB trace stub effects and eliminates external termination components, lowering BOM cost and layout complexity.

CPU Health Monitoring Bus

Dual-Processor Synchronization

Use Scenario: Interfacing CPU-side GTL health monitor pins (e.g., NMI_L, SMI_BUFF_L) with LVTTL-capable platform controller hub.

IC Role / Device Role / Timing Role: Voltage-domain bridge with open-drain support for wired-OR signaling across processor and chipset domains.

Use Value: Open-drain I/O capability (5A/6A, 7BO1/7BO2, 11A/11BI/11BO) allows direct connection to shared interrupt lines without external pull-ups or logic gates.

Use Scenario: Coordinating fault-handling sequences between two Xeon® processors during thermal or error events.

IC Role / Device Role / Timing Role: Deterministic, low-skew bidirectional translator ensuring synchronized assertion/deassertion of cross-CPU control signals (e.g., FORCEPR_L).

Use Value: Matched propagation delays (2–5.5 ns typ B→A, 1–4 ns typ A→B) minimize inter-processor timing skew, preventing race conditions in failover logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bidirectional GTL/LVTTL translation applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74GTL16212DGGR	24-bit, 56-pin TSSOP; higher channel count but no integrated 30-Ω series termination on outputs.	Targeted at wider GTL bus interfaces (e.g., full address/data bus); lacks delay-compensated open-drain outputs like 7BO1/7BO2.	Select when scaling beyond 13 bits or when external termination is acceptable; not drop-in due to pin count, package, and feature set mismatch.
SN74AVC16T245DGGR	16-bit AVC translator; operates at 1.2–3.6 V; no GTL-specific VREF input or GTL threshold support.	General-purpose LVTTL-to-LVTTL or LVTTL-to-low-voltage logic; unsuitable for GTL−/GTL/GTL+ voltage domain translation.	Only viable if replacing GTL infrastructure with newer low-voltage standards; incompatible with Xeon® GTL I/O without redesign.

Compared with SN74GTL2006PW, SN74GTL16212DGGR offers greater channel density but sacrifices integrated termination and glitch-suppressed outputs critical for CPU health signaling, while SN74AVC16T245DGGR lacks GTL-specific reference and threshold architecture entirely-making SN74GTL2006PW uniquely suited for legacy Xeon® platform health management.

Availability

SN74GTL2006PW is available at Aetrix Electronics and suitable for server motherboard design, dual-processor thermal management systems, and platform health monitoring circuits requiring stable component supply across extended product lifecycles.

Supply support for SN74GTL2006PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog, embedded processing, and logic solutions for industrial, automotive, and computing markets.

The SN74GTL2006PW belongs to TI's 74GTL logic family, engineered specifically for high-reliability, low-latency voltage translation between GTL-family processor I/O and LVTTL peripheral interfaces in enterprise computing platforms.

FAQ

What is the function of the VREF pin on the SN74GTL2006PW?

The VREF pin on the SN74GTL2006PW sets the switching threshold for all GTL−/GTL/GTL+ I/Os (pins 7, 9, 16–27). It must be driven by an external precision voltage source: 0.6 V for GTL−, 0.8 V for GTL, or 1.0 V for GTL+. This reference determines the valid logic-high and logic-low windows on the B port and directly impacts noise margin and timing accuracy in Xeon® processor interface applications.

Does the SN74GTL2006PW support hot-plug or partial-power-down operation?

Yes - the SN74GTL2006PW supports safe partial-power-down operation. When VCC = 0 V, all LVTTL inputs (including 10AI1 and 10AI2) enter a true high-impedance state with no leakage to the supply rail, and GTL inputs/outputs remain isolated. However, LVTTL totem-pole outputs (e.g., 1AO–4AO, 9AO) will conduct if externally pulled high during power-down, so those lines must be managed externally in hot-swap designs.

How does the SN74GTL2006PW handle signal direction control?

The SN74GTL2006PW uses implicit direction control based on driver activation rather than explicit direction pins. For example, asserting a logic high on 5BI drives 5A low (open-drain), while driving 5A low enables 5BI to reflect that state. Direction is determined per functional group (e.g., 1BI↔1AO, 10AI1↔10BO1), with timing coordinated through internal enable logic - particularly delay-compensated for 7BO1/7BO2 to avoid glitches during 5BI/6BI transitions.

What is the purpose of the 30-Ω series termination on SN74GTL2006PW LVTTL outputs?

The 30-Ω series termination on SN74GTL2006PW LVTTL outputs (e.g., 1AO–4AO, 9AO) is integrated into the silicon to match typical PCB trace impedances (50 Ω) in source-series terminated configurations. It reduces signal ringing and overshoot without requiring external resistors, simplifying layout and improving signal fidelity for time-critical platform health signals such as PROCHOT_L and THRMTRIP_L routed over 2–5 inch traces.

Can the SN74GTL2006PW be used for GTL+ (1.5 V) bus translation?

Yes - the SN74GTL2006PW explicitly supports GTL+ operation with VREF = 1.0 V and VTT = 1.5 V, as confirmed in the recommended operating conditions table (SCES619, p.4). Its B-port I/Os meet GTL+ voltage thresholds (VIH = VREF + 50 mV, VIL = VREF − 50 mV) and drive capability (15 mA sink) align with Intel's GTL+ specification for Xeon® processor interconnects, making SN74GTL2006PW suitable for both GTL− and GTL+ platform generations.

SN74GTL2006PW Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74GTL

Package/Case:

Packaging:: Tube

Product Status:: Obsolete

Translator Type:: Mixed Signal

Channel Type:: Unidirectional

Number of Circuits:: 1

Channels per Circuit:: 13

Voltage - VCCA:: -

Voltage - VCCB:: -

Input Signal:: GTL

Output Signal:: LVTTL

Output Type:: Open Drain

Data Rate:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Features:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-TSSOP (0.173", 4.40mm Width)

SN74GTL2006PW FAQ

1.How can I place an order for SN74GTL2006PW through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74GTL2006PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74GTL2006PW reliable?

The price and inventory of SN74GTL2006PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74GTL2006PW is usually 5 days.

3.What payment methods are accepted for SN74GTL2006PW?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74GTL2006PW transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74GTL2006PW?

SN74GTL2006PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74GTL2006PW order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74GTL2006PW?

For technical support, including SN74GTL2006PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74GTL2006PW requirements.

6.How does Aetrix verify that SN74GTL2006PW is sourced from the original manufacturer or authorized distributors?

All SN74GTL2006PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74GTL2006PW meets industry standards.

7.What is the process for return or replacement of SN74GTL2006PW?

All SN74GTL2006PW units undergo pre-shipment inspection (PSI). If there is an issue with SN74GTL2006PW, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74GTL2006PW part is unused and in its original packaging.

Return procedure for SN74GTL2006PW:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…