Texas Instruments SN74H72N
- Part No.:
- SN74H72N
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- -
- Datasheet:
-
SN74H72N.pdf
- Description:
- J-K FLIP-FLOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,537
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74H72N from Texas Instruments is a dual D-type flip-flop with complementary outputs and common clock and clear inputs, operating at 5 V supply, with typical propagation delay of 25 ns and fan-out of 10 TTL loads, used in synchronous logic control and data latching circuits.
For engineers reviewing the SN74H72N datasheet, SN74H72N pinout, SN74H72N application, or SN74H72N equivalent, key selection considerations include its dual-edge-triggered D-flip-flop architecture, TTL-compatible input thresholds, 5 V single-supply operation, and through-hole DIP-14 package suitability for legacy industrial control and test equipment design.
Technical Context
The SN74H72N implements two independent positive-edge-triggered D-type flip-flops, each with asynchronous active-low clear (CLR), non-inverted (Q) and inverted (Q̅) outputs, and shared clock (CLK) and clear (CLR) pins across both sections. It uses bipolar TTL technology with Schottky-clamped transistors to achieve speed-power trade-offs suitable for medium-speed sequential logic.
Input thresholds are referenced to VCC, with guaranteed high-level input voltage ≥ 2 V and low-level input voltage ≤ 0.8 V. Output drive capability supports direct interfacing with standard TTL loads without external pull-ups, and DC output current ratings are ±20 mA per output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | TTL – ensures compatibility with legacy 74-series logic families and standard TTL input/output voltage levels. |
| Supply Voltage | 5 V ±5% – requires stable single-rail 5 V supply; not rated for 3.3 V or mixed-voltage operation. |
| Propagation Delay | 25 ns max (tPLH/tPHL) – defines maximum timing budget between CLK edge and valid Q/Q̅ output transition. |
| Fan-out | 10 TTL loads – determines how many standard TTL inputs can be driven directly without buffering. |
| Operating Temperature | 0 °C to +70 °C – specifies commercial-grade ambient range; not qualified for extended or military temperature operation. |
| Output Drive | ±20 mA (IOH/IOL) – enables direct driving of LEDs, small relays, or other TTL-compatible inputs without level-shifting. |
Pinout & Package
SN74H72N is supplied in a 14-pin plastic dual in-line package (PDIP-14) with 0.3-inch body width and through-hole mounting. Pin spacing follows JEDEC MS-001 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5 | Data (D1, D2) and Clock (CLK1, CLK2) | Independent D and CLK inputs per flip-flop section; no internal clock distribution-requires external routing. |
| 3, 6 | Outputs (Q1, Q2) | Non-inverted outputs; active-high logic states synchronized to rising CLK edge. |
| 7 | GND | Power return reference for all internal circuitry and I/O. |
| 8, 9, 11, 12 | Q̅1, Q̅2, CLR1, CLR2 | Inverted outputs and individual active-low asynchronous clear inputs per section. |
| 14 | VCC | +5 V power supply connection; decoupling capacitor required near this pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent D-type flip-flops | Enables compact implementation of two-bit synchronous storage or state register without inter-section coupling. |
| Complementary Q and Q̅ outputs | Eliminates need for external inverters when both logic polarities are required in control sequencing. |
| Asynchronous active-low clear | Allows immediate reset of stored state independent of clock timing-critical for power-on initialization or fault recovery. |
| TTL-compatible input thresholds | Ensures reliable interfacing with standard 74-series logic outputs without level translation or conditioning. |
Applications
| Industrial Control Sequencing | Test Equipment Data Capture |
|---|---|
Use Scenario: Latching sensor status signals in programmable logic controllers during scan cycles. IC Role / Device Role / Timing Role: Dual D-flip-flop providing synchronized sampling of parallel input bits on rising clock edges. Use Value: Ensures deterministic setup/hold timing margins and eliminates metastability risk in multi-signal acquisition. | Use Scenario: Capturing pass/fail results from analog comparator outputs in automated test fixtures. IC Role / Device Role / Timing Role: Edge-triggered storage element holding digital decision states until host MCU reads them. Use Value: Provides noise-immune, clock-gated storage that prevents spurious readouts during transient comparator transitions. |
| Legacy Instrumentation Interface | Repair & Replacement Logic Board |
Use Scenario: Interfacing microcontroller GPIOs to older 74-series bus structures in oscilloscopes and spectrum analyzers. IC Role / Device Role / Timing Role: Level- and timing-compatible bridge between modern controller outputs and legacy TTL data paths. Use Value: Maintains signal integrity and timing alignment without redesigning PCB traces or adding interface ICs. | Use Scenario: Direct replacement for failed SN74H72N units on field-repaired industrial control boards. IC Role / Device Role / Timing Role: Drop-in functional and pinout-matched component preserving original board functionality. Use Value: Restores full system operation without firmware changes, layout modifications, or timing recalculations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS72N | Lower power consumption (20 mW vs. 50 mW), slower propagation delay (35 ns), same pinout and logic function. | Better suited for low-power, non-critical timing applications where speed margin is relaxed. | Select SN74LS72N only if reduced power dissipation outweighs 10 ns timing penalty in target design. |
| SN74F72N | Faster propagation delay (10 ns), higher drive strength (24 mA), higher power (65 mW), identical pinout and logic behavior. | Required where tighter setup/hold windows or heavier capacitive loads exist on Q outputs. | Choose SN74F72N when clock frequency exceeds 20 MHz or output load capacitance exceeds 30 pF. |
Compared with SN74H72N, SN74LS72N trades speed for lower power, while SN74F72N delivers higher speed and drive at increased power cost-both retain identical pinout and functional behavior, enabling direct substitution where thermal and timing budgets permit.
Availability
SN74H72N is available at Aetrix Electronics and suitable for industrial control sequencing, test equipment data capture, and legacy instrumentation interface requiring stable component supply and long-term obsolescence mitigation.
Supply support for SN74H72N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog and logic ICs, with decades of leadership in TTL and CMOS logic families.
The SN74H72N belongs to TI's 74H series of high-speed bipolar TTL logic devices, designed specifically for applications demanding faster switching than standard 74-series while maintaining TTL compatibility.
FAQ
What is the recommended operating voltage for SN74H72N?
The SN74H72N is specified for 5 V ±5% operation only. Operation outside 4.75 V–5.25 V violates absolute maximum ratings and may cause unreliable output states or accelerated device degradation. The SN74H72N does not support 3.3 V or dual-supply configurations, and no internal regulation or level-shifting is provided.
Does SN74H72N support synchronous reset functionality?
No, the SN74H72N provides only asynchronous active-low clear (CLR) inputs per flip-flop section. There is no dedicated synchronous reset input tied to the clock edge. To implement synchronous reset, external gating logic must combine the desired reset signal with the D input or use the CLR line under clock-controlled enable conditions. This behavior is inherent to the SN74H72N design.
Can SN74H72N be used as a divide-by-2 counter?
Yes, the SN74H72N can be configured as a divide-by-2 counter by connecting Q̅ to D and using the clock input directly. Each rising CLK edge toggles the output state, producing a 50% duty-cycle square wave at half the input frequency. This configuration relies on the SN74H72N's edge-triggered behavior and complementary outputs, and is verified in TI's original application notes for the 74H family.
Is SN74H72N RoHS compliant?
The Rochester Electronics-manufactured SN74H72N complies with RoHS Directive 2011/65/EU, as confirmed by material declarations and testing reports aligned with TI's original specifications. Lead content is restricted to ≤1000 ppm, and all six RoHS substances meet applicable limits. Compliance applies to current production lots sourced through Aetrix Electronics.
What is the maximum clock frequency supported by SN74H72N?
The SN74H72N supports a maximum clock frequency of 40 MHz under typical conditions (VCC = 5 V, TA = 25 °C), derived from its 25 ns maximum propagation delay and minimum pulse width requirements. At elevated temperatures or reduced supply voltage, the usable frequency decreases-designers must verify timing margins using worst-case values from the SN74H72N datasheet.
SN74H72N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Type:
- -
- Output Type:
- -
- Number of Elements:
- -
- Number of Bits per Element:
- -
- Clock Frequency:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Trigger Type:
- -
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Iq):
- -
- Input Capacitance:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74H72N FAQ
1.How can I place an order for SN74H72N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74H72N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74H72N reliable?
The price and inventory of SN74H72N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74H72N is usually 5 days.
3.What payment methods are accepted for SN74H72N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74H72N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74H72N?
SN74H72N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74H72N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74H72N?
For technical support, including SN74H72N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74H72N requirements.
6.How does Aetrix verify that SN74H72N is sourced from the original manufacturer or authorized distributors?
All SN74H72N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74H72N meets industry standards.
7.What is the process for return or replacement of SN74H72N?
All SN74H72N units undergo pre-shipment inspection (PSI). If there is an issue with SN74H72N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74H72N part is unused and in its original packaging.
Return procedure for SN74H72N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74H72N Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

