My Inquiry
My Account
Texas Instruments SN74HC109DRG4
- Part No.:
- SN74HC109DRG4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74HC109DRG4.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,289
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HC109DRG4 from Texas Instruments is a dual J-K positive-edge-triggered flip-flop with independent preset (PRE) and clear (CLR) inputs, operating across 2 V to 6 V supply. It delivers ±4-mA output drive at 5 V, 12 ns typical propagation delay (tpd), and 40-μA max ICC, enabling reliable clock-synchronized state storage in digital control logic and counter circuits.
For engineers reviewing the SN74HC109DRG4 datasheet, SN74HC109DRG4 pinout, SN74HC109DRG4 application, or SN74HC109DRG4 equivalent, this device supports J-K toggle and D-type configurations, requires no external pull-ups on PRE/CLR for active-low asynchronous control, and is validated for industrial temperature range (–40°C to +85°C) in SOIC-16 packaging.
Technical Context
The SN74HC109DRG4 implements two fully independent CMOS J-K flip-flops, each with asynchronous low-active PRE and CLR inputs that override clocked operation. Its edge-triggering mechanism responds to voltage-level thresholds-not rise time-ensuring robust timing behavior under varying signal slew rates.
When PRE and CLR are high, data at J and K inputs meeting setup (min 17 ns at 6 V) and hold (0 ns) requirements transfers to Q/Q outputs on the positive clock edge. Grounding K and tying J high configures it as a toggle flip-flop; connecting J=K yields D-type functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - supports mixed-voltage system interfacing and battery-powered logic rails |
| Propagation Delay (tpd) | 12 ns typical at 6 V - enables reliable operation up to 29 MHz clock frequency in synchronous designs |
| Output Drive Strength | ±4 mA at 5 V - directly drives 10 LSTTL loads without buffer stages |
| Quiescent Current (ICC) | 40 μA max - suitable for low-power portable and standby-mode applications |
| Input Leakage Current | 1 μA max - minimizes unintended biasing in high-impedance or floating-input scenarios |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded control and instrumentation |
| Package | SOIC-16 (D), 9.90 mm × 3.90 mm - surface-mount compatible with standard reflow profiles (MSL Level-1) |
Pinout & Package
SN74HC109DRG4 is housed in a 16-pin SOIC (D) package with 1.27-mm pitch, 9.90 mm × 3.90 mm body size, and 2.00 mm max height. Pin 1 is located at the top-left corner with notch or beveled edge marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CLR1) | Asynchronous clear input for Flip-Flop 1 | Active-low; forces Q1 = L, Q1̅ = H regardless of clock or J/K state |
| 2 (J1) | Data input J for Flip-Flop 1 | Controls set behavior when CLK rises and PRE1/CLR1 are inactive |
| 3 (CLK1) | Clock input for Flip-Flop 1 | Positive-edge-triggered; sampling occurs at defined voltage threshold, not edge slope |
| 4 (K1) | Data input K for Flip-Flop 1 | Controls reset behavior; J1=H/K1=L sets, J1=L/K1=H resets, J1=K1=H toggles |
| 5 (PRE1) | Asynchronous preset input for Flip-Flop 1 | Active-low; forces Q1 = H, Q1̅ = L independently of other inputs |
| 6 (Q1) | True output of Flip-Flop 1 | Complements Q1̅; latched state updated only on valid CLK↑ with PRE1/CLR1 high |
| 7 (Q1̅) | Inverted output of Flip-Flop 1 | Always complementary to Q1; no internal inversion delay added |
| 8 (GND) | Ground reference | Return path for all internal logic and I/O; must be low-impedance for noise immunity |
| 9 (Q2̅) | Inverted output of Flip-Flop 2 | Complementary to Q2; synchronized to CLK2 and controlled by PRE2/CLR2 |
| 10 (Q2) | True output of Flip-Flop 2 | Latched state reflects J2/K2 values sampled at CLK2↑ when PRE2/CLR2 are high |
| 11 (PRE2) | Asynchronous preset input for Flip-Flop 2 | Active-low; overrides clocked operation to force Q2 = H, Q2̅ = L |
| 12 (K2) | Data input K for Flip-Flop 2 | Paired with J2 to define toggle, set, reset, or hold function per clock edge |
| 13 (CLK2) | Clock input for Flip-Flop 2 | Independent of CLK1; enables dual-channel synchronous logic with separate timing domains |
| 14 (J2) | Data input J for Flip-Flop 2 | Valid only when PRE2 and CLR2 are high; sampled on rising CLK2 edge |
| 15 (CLR2) | Asynchronous clear input for Flip-Flop 2 | Active-low; forces Q2 = L, Q2̅ = H unconditionally |
| 16 (VCC) | Positive supply rail | Must be bypassed with 0.1-μF ceramic capacitor near pin for stable switching performance |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (2–6 V) | Enables interoperability with 3.3 V microcontrollers, 5 V legacy peripherals, and 2.5 V logic families without level shifters |
| Asynchronous PRE/CLR per channel | Allows independent initialization or forced reset of each flip-flop without halting the clock domain |
| Configurable logic modes | Supports J-K toggle (J=H, K=L), D-type (J=K), SR latch (PRE/CLR only), and gated clock applications |
| Low power consumption | 40 μA max ICC enables use in always-on monitoring circuits without thermal or battery-life penalties |
| CMOS input compatibility | Accepts TTL- and CMOS-level signals; VIH/VIL thresholds scale with VCC for robust noise margin across supply voltages |
Applications
| Industrial PLC Counter Module | Digital Test Equipment Sequencer |
|---|---|
|
Use Scenario: Increment/decrement counting in programmable logic controller I/O modules requiring deterministic state transitions on encoder pulses. IC Role / Device Role / Timing Role: Dual J-K flip-flop provides synchronous 2-bit binary counter stage with asynchronous reset for cycle alignment. Use Value: 12 ns tpd ensures accurate capture of ≤29 MHz clock edges; ±4-mA drive directly interfaces to optocoupler inputs without buffering. |
Use Scenario: Generating precise multi-phase stimulus waveforms in automated test equipment for IC functional validation. IC Role / Device Role / Timing Role: Configured as toggle and D-type flip-flops to produce quadrature clock, enable strobes, and pipeline control signals. Use Value: Independent PRE/CLR per channel allows real-time waveform restart and phase correction without global reset assertion. |
| Motor Control State Machine | Communication Protocol Glitch Filter |
|
Use Scenario: Implementing commutation sequence logic in brushless DC motor drivers where Hall sensor inputs must be synchronized and debounced. IC Role / Device Role / Timing Role: Edge-triggered storage element captures Hall edge events; J/K configuration enables direction-dependent state advancement. Use Value: 0 ns hold time simplifies timing closure; 2–6 V operation matches MCU I/O voltage while supporting isolated gate driver supplies. |
Use Scenario: Filtering spurious noise on UART or SPI chip-select lines in electrically noisy industrial environments. IC Role / Device Role / Timing Role: Used as synchronizer and metastability-hardened latch to qualify asynchronous control signals before entering clocked logic domains. Use Value: Low 1 μA input current prevents loading of high-impedance bus lines; 40 μA ICC avoids adding measurable load to power-constrained nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC76DR | Contains dual J-K flip-flops with complementary outputs but lacks individual PRE/CLR per channel - shares single PRE/CLR pair across both sections | Suitable for simpler reset/sync schemes where simultaneous initialization is acceptable; not usable for independent channel control | Select SN74HC76DR only if board layout or firmware can accommodate shared asynchronous controls and reduced pin count is critical |
| CD74HC109M96 | Pin-compatible SOIC-16 variant with identical electrical specs and timing; differs only in tape-and-reel packaging (2500 vs. 2500) and RoHS finish (NiPdAu vs. NiPdAu/NiPdAu) | No functional or application difference; direct drop-in replacement in new designs and second-source procurement | Choose CD74HC109M96 when sourcing flexibility or alternate logistics chain is required without design change |
Compared with SN74HC76DR, SN74HC109DRG4 provides per-channel PRE/CLR for independent state management, while CD74HC109M96 offers identical functionality with equivalent packaging and environmental compliance - making it a seamless second-source option.
Availability
SN74HC109DRG4 is available at Aetrix Electronics and suitable for industrial automation, test equipment, motor control, and communication interface designs requiring stable component supply and long-term manufacturability.
Supply support for SN74HC109DRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and logic solutions with over 50 years of innovation in industrial and automotive electronics.
The SN74HC109DRG4 belongs to TI's 74HC high-speed CMOS logic family, designed for low-power, wide-supply-voltage digital control applications where reliability, timing precision, and noise immunity are critical.
FAQ
What is the maximum clock frequency supported by SN74HC109DRG4?
The SN74HC109DRG4 supports up to 29 MHz at 6 V supply, as specified in its timing characteristics table. This maximum frequency is derived from the minimum clock pulse width (17 ns high/low) and accounts for propagation delays and setup/hold margins. Operation above this rate risks metastability or incorrect state capture, especially under worst-case voltage and temperature conditions.
Can SN74HC109DRG4 be used as a D-type flip-flop?
Yes, SN74HC109DRG4 can function as a D-type flip-flop by connecting the J and K inputs together - this creates a single data input where J=K=H holds the previous state, J=K=L resets it, and the rising clock edge transfers the combined input value to Q. This configuration is explicitly documented in TI's datasheet Section 7.1 and verified in the function table.
Does SN74HC109DRG4 require external pull-up resistors on PRE and CLR pins?
No, SN74HC109DRG4 does not require external pull-up resistors on PRE or CLR inputs. These are active-low CMOS inputs with high impedance and internal protection; leaving them unconnected risks undefined states. TI recommends tying unused PRE/CLR pins directly to VCC for logical deactivation - no resistor needed due to negligible input leakage (≤1 μA).
What is the thermal resistance (RθJA) of SN74HC109DRG4 in its SOIC-16 package?
The junction-to-ambient thermal resistance (RθJA) for SN74HC109DRG4 in the SOIC-16 (D) package is 117.2°C/W, as specified in Section 5.3 of the TI datasheet. This value assumes standard JEDEC 2-layer board conditions and confirms suitability for ambient temperatures up to +85°C without forced cooling in typical PCB layouts with modest copper area.
Is SN74HC109DRG4 RoHS compliant and lead-free?
Yes, SN74HC109DRG4 is RoHS compliant and features a NiPdAu (nickel-palladium-gold) lead finish, as confirmed in TI's Package Option Addendum. It meets JEDEC MSL Level-1 rating with unlimited floor life and is qualified for peak reflow temperatures up to 260°C, making it compatible with standard lead-free assembly processes.
SN74HC109DRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 60 MHz
- Max Propagation Delay @ V, Max CL:
- 30ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74HC109DRG4 FAQ
1.How can I place an order for SN74HC109DRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HC109DRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HC109DRG4 reliable?
The price and inventory of SN74HC109DRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HC109DRG4 is usually 5 days.
3.What payment methods are accepted for SN74HC109DRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HC109DRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HC109DRG4?
SN74HC109DRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HC109DRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HC109DRG4?
For technical support, including SN74HC109DRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HC109DRG4 requirements.
6.How does Aetrix verify that SN74HC109DRG4 is sourced from the original manufacturer or authorized distributors?
All SN74HC109DRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HC109DRG4 meets industry standards.
7.What is the process for return or replacement of SN74HC109DRG4?
All SN74HC109DRG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74HC109DRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HC109DRG4 part is unused and in its original packaging.
Return procedure for SN74HC109DRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HC109DRG4 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
