Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74HC125AN

Name: SN74HC125AN
Brand: Texas Instruments
SKU: SN74HC125AN
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74HC125AN

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: SN74HC125AN.pdf

Description:: IC BUFFER NON-INVERT 6V 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,075

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74HC125AN from Texas Instruments is a quad 3-state buffer/line driver with independent active-low output enable inputs (1OE–4OE), CMOS-level compatible inputs, rail-to-rail output swing, and ±35 mA output drive capability. It operates from 2.0 V to 6.0 V and supports industrial temperature range (−40 °C to +85 °C), commonly used in bus isolation, data routing, and level translation between mixed-voltage logic subsystems.

For engineers reviewing the SN74HC125AN datasheet, SN74HC125AN pinout, SN74HC125AN application, or SN74HC125AN equivalent, this page delivers verified electrical parameters, validated 14-pin DIP package mapping, functional truth table behavior, thermal derating guidance, and direct alternatives for bus buffering and tri-state control design.

Technical Context

The SN74HC125AN implements four independent non-inverting buffers, each with a dedicated active-low 3-state enable input. Its CMOS input structure provides high noise immunity and low static current, while the push-pull output stage delivers symmetrical rise/fall times and full rail-to-rail voltage swing under load.

Each buffer transitions cleanly between logic HIGH, LOW, and high-impedance states without shoot-through current. Input clamp diodes allow safe interfacing to voltages exceeding VCC when used with current-limiting resistors-enabling robust signal conditioning in mixed-supply systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - Supports dual-supply system interfacing and battery-powered operation down to 2 V.
Output Drive Current	±35 mA - Sufficient to drive multiple TTL loads or moderate PCB trace capacitance without external buffering.
Propagation Delay	9 ns typical at VCC = 6.0 V, CL = 50 pF - Enables reliable timing in 50+ MHz digital control paths.
Input Thresholds	VIH = 3.15 V, VIL = 1.35 V at VCC = 4.5 V - CMOS-compatible thresholds ensure noise margin >1.3 V in 5 V systems.
Off-State Leakage	±5.0 µA max at −40 °C to +125 °C - Maintains bus integrity during extended sleep or standby modes.
Operating Temperature	−40 °C to +85 °C - Qualified for industrial-grade embedded control and instrumentation applications.
Power Dissipation Cap.	22 pF - Enables accurate dynamic power estimation (PD = CPD × VCC² × fi × N) for thermal budgeting.

Pinout & Package

SN74HC125AN uses a 14-lead plastic dual in-line package (PDIP-14), 0.300-inch body width, with standard through-hole mounting and 0.100-inch lead pitch. Pin 1 is marked by a notch or dot; pin numbering proceeds counterclockwise.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-low output enable inputs - Each controls one buffer independently; asserted LOW enables output, HIGH forces high-Z.
2, 5, 9, 12	1A, 2A, 3A, 4A	Data inputs - Non-inverting logic inputs accepting CMOS-level signals across full VCC range.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Buffered outputs - Push-pull outputs capable of sourcing/sinking ±35 mA with rail-to-rail swing.
7	GND	Ground reference - Must be connected to system common ground; serves as return path for all I/O and supply currents.
14	VCC	Positive supply - Powers internal logic and output stages; decoupling capacitor (0.1 µF) required near pin.

Key Features

Feature	Design Value
Independent 3-state control	Four separate OE inputs allow selective bus segment activation without gating logic or additional ICs.
Input clamp diodes	Enable safe interface to voltages up to VCC + 0.5 V using series current-limiting resistors-critical for hot-swap or mixed-voltage debugging.
High noise immunity	CMOS input thresholds provide >1.3 V DC noise margin at 5 V supply, reducing susceptibility to crosstalk and EMI in dense PCB layouts.
Low quiescent current	ICC ≤ 160 µA max over full temperature range - minimizes standby power in battery-backed or energy-sensitive systems.
JEDEC Std. 7A compliance	Ensures interoperability with legacy 74-series logic families and compatibility with standardized test and handling equipment.

Applications

Industrial Bus Isolation	Microcontroller GPIO Expansion
Use Scenario: Isolating shared address/data buses between microcontroller and peripheral ICs (e.g., ADCs, DACs, EEPROMs) during read/write arbitration. IC Role / Device Role / Timing Role: Tri-state buffer enabling bidirectional bus control with precise timing alignment and no contention. Use Value: Prevents bus conflicts during simultaneous access attempts; eliminates need for external bus transceivers or arbitration logic.	Use Scenario: Expanding limited MCU GPIO count to drive multiple LEDs, relays, or sensors in factory automation panels. IC Role / Device Role / Timing Role: Level-shifting and current-boosting buffer for driving higher-current loads directly from 3.3 V or 5 V MCU pins. Use Value: Delivers ±35 mA per channel-sufficient to drive LEDs or small solenoids without discrete transistors or MOSFETs.
Digital Signal Routing	Mixed-Voltage Logic Interface
Use Scenario: Selectively routing clock or control signals between FPGA banks operating at different I/O voltages (e.g., 1.8 V core, 3.3 V interface). IC Role / Device Role / Timing Role: Signal repeater with controlled enable timing to meet setup/hold requirements across voltage domains. Use Value: Propagation delay <30 ns at 5 V ensures sub-33 MHz clock distribution integrity with minimal skew.	Use Scenario: Interfacing 5 V legacy peripherals (e.g., RS-232 line drivers, optocouplers) to modern 3.3 V microcontrollers. IC Role / Device Role / Timing Role: Voltage-tolerant input buffer with clamping diodes, allowing safe 5.5 V-tolerant inputs on 3.3 V supply. Use Value: Eliminates level-shifter ICs or resistor-divider networks-reducing BOM count and layout area in retrofit designs.

Industrial Bus Isolation

Microcontroller GPIO Expansion

Use Scenario: Isolating shared address/data buses between microcontroller and peripheral ICs (e.g., ADCs, DACs, EEPROMs) during read/write arbitration.

IC Role / Device Role / Timing Role: Tri-state buffer enabling bidirectional bus control with precise timing alignment and no contention.

Use Value: Prevents bus conflicts during simultaneous access attempts; eliminates need for external bus transceivers or arbitration logic.

Use Scenario: Expanding limited MCU GPIO count to drive multiple LEDs, relays, or sensors in factory automation panels.

IC Role / Device Role / Timing Role: Level-shifting and current-boosting buffer for driving higher-current loads directly from 3.3 V or 5 V MCU pins.

Use Value: Delivers ±35 mA per channel-sufficient to drive LEDs or small solenoids without discrete transistors or MOSFETs.

Digital Signal Routing

Mixed-Voltage Logic Interface

Use Scenario: Selectively routing clock or control signals between FPGA banks operating at different I/O voltages (e.g., 1.8 V core, 3.3 V interface).

IC Role / Device Role / Timing Role: Signal repeater with controlled enable timing to meet setup/hold requirements across voltage domains.

Use Value: Propagation delay <30 ns at 5 V ensures sub-33 MHz clock distribution integrity with minimal skew.

Use Scenario: Interfacing 5 V legacy peripherals (e.g., RS-232 line drivers, optocouplers) to modern 3.3 V microcontrollers.

IC Role / Device Role / Timing Role: Voltage-tolerant input buffer with clamping diodes, allowing safe 5.5 V-tolerant inputs on 3.3 V supply.

Use Value: Eliminates level-shifter ICs or resistor-divider networks-reducing BOM count and layout area in retrofit designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HCT125N	TTL-compatible inputs (VIH = 2.0 V min); identical pinout, package, and output specs.	Better suited for interfacing with legacy 5 V TTL outputs; less noise margin in pure CMOS systems.	Select when driving from standard 5 V TTL sources; avoid if system uses only CMOS logic with marginal noise margins.
MC74HC125ANG	Same logic function and pinout; manufactured by ON Semiconductor; specified for −55 °C to +125 °C.	Extended temperature range supports aerospace or under-hood automotive use cases not covered by SN74HC125AN.	Choose for extreme-environment deployments where industrial grade (−40 °C to +85 °C) is insufficient.

Compared with SN74HC125AN, SN74HCT125N offers TTL input compatibility at the cost of reduced noise immunity, while MC74HC125ANG provides broader temperature qualification but requires validation for long-term supply continuity in commercial industrial programs.

Availability

SN74HC125AN is available at Aetrix Electronics and suitable for industrial bus isolation, microcontroller GPIO expansion, digital signal routing, and mixed-voltage logic interface requiring stable component supply and long-term production support.

Supply support for SN74HC125AN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in 74-series logic standardization and industrial reliability.

The SN74HC125AN belongs to TI's HC (High-Speed CMOS) logic family, designed for low-power, high-noise-immunity digital interfacing in industrial control, instrumentation, and communication infrastructure.

FAQ

What is the maximum supply voltage rating for SN74HC125AN?

The absolute maximum supply voltage for SN74HC125AN is +7.0 V, but recommended operation is limited to 2.0 V to 6.0 V per datasheet Table 4. Exceeding 6.0 V risks accelerated parametric drift and reduced long-term reliability-even if within absolute maximum ratings.

Does SN74HC125AN support hot-swap or live insertion?

SN74HC125AN includes input clamp diodes that permit safe connection to voltages up to VCC + 0.5 V when used with appropriate current-limiting resistors. While not formally hot-swap qualified, this feature enables controlled live insertion in systems with proper series resistance and sequencing.

Can SN74HC125AN drive a 50 pF capacitive load at 10 MHz?

Yes. With CL = 50 pF and VCC = 5 V, SN74HC125AN exhibits 20 ns max propagation delay and 12 ns max transition time-well within timing budgets for 10 MHz (100 ns period) signal routing. Dynamic power dissipation remains manageable at ~1.5 mW per active buffer.

What is the output state of SN74HC125AN when VCC = 0 V?

When VCC = 0 V, all outputs of SN74HC125AN enter high-impedance (high-Z) state regardless of input or OE pin states. Input clamp diodes remain inactive, and no output leakage exceeds ±10 µA-ensuring safe bus float during power-down sequences.

Is SN74HC125AN pin-compatible with SN74LS125N?

No. Although both are quad 3-state buffers, SN74LS125N uses TTL technology with different input thresholds, higher supply current, and incompatible DC characteristics. Physical pinout matches (14-pin DIP), but direct substitution will cause logic level mismatches and excessive loading on CMOS drivers.

SN74HC125AN Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74HC

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 7.8mA, 7.8mA

Voltage - Supply:: 2V ~ 6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-PDIP

SN74HC125AN FAQ

1.How can I place an order for SN74HC125AN through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74HC125AN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74HC125AN reliable?

The price and inventory of SN74HC125AN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HC125AN is usually 5 days.

3.What payment methods are accepted for SN74HC125AN?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HC125AN transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74HC125AN?

SN74HC125AN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74HC125AN order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74HC125AN?

For technical support, including SN74HC125AN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HC125AN requirements.

6.How does Aetrix verify that SN74HC125AN is sourced from the original manufacturer or authorized distributors?

All SN74HC125AN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HC125AN meets industry standards.

7.What is the process for return or replacement of SN74HC125AN?

All SN74HC125AN units undergo pre-shipment inspection (PSI). If there is an issue with SN74HC125AN, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74HC125AN part is unused and in its original packaging.

Return procedure for SN74HC125AN:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…