Texas Instruments SN74HC126PW
- Part No.:
- SN74HC126PW
- Manufacturer:
- Texas Instruments
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74HC126PW.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,710
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HC126PW from Texas Instruments is a quadruple 3-state buffer IC used for digital signal enablement and bus isolation in logic-level interfacing circuits. It operates across 2 V to 6 V supply, supports –40°C to +85°C ambient, delivers ≤31 ns propagation delay at 6 V, and drives up to 10 LSTTL loads. It is commonly deployed in bidirectional data bus control and level-shifting applications.
For engineers reviewing the SN74HC126PW datasheet, SN74HC126PW pinout, SN74HC126PW application, or SN74HC126PW equivalent, key selection criteria include its TSSOP-14 package footprint, 3-state output timing (enable/disable delays), CMOS input compatibility, and thermal resistance (RθJA = 151.7°C/W) for compact PCB layouts.
Technical Context
This device implements four independent non-inverting buffers, each with a dedicated 3-state output enable (OE) input. Each channel performs Y = A in positive logic, with fully buffered inputs and balanced CMOS outputs capable of sourcing/sinking up to ±7.8 mA at 6 V.
It uses standard HCMOS process technology, features clamp diodes on all I/O pins, and requires no external pull resistors for unused inputs when tied directly to VCC or GND - enabling clean bus arbitration without signal contention or shoot-through current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2 V to 6 V - supports mixed-voltage system interfacing (e.g., 3.3 V MCU to 5 V peripheral) |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded control and instrumentation |
| Propagation Delay | 11 ns (typ) at 6 V, CL = 50 pF - enables reliable timing in ≤30 MHz digital control paths |
| Output Drive | ±7.8 mA at 6 V - sufficient to drive 10 LSTTL loads or light capacitive buses (<70 pF) |
| Input Capacitance | 3 pF (min), 10 pF (max) - minimizes loading on upstream drivers and preserves signal edge integrity |
| 3-State Leakage | ±0.5 µA (max) at 6 V - ensures stable high-impedance state during bus contention or power-down |
| Power Dissipation Cap. | 45 pF per gate - enables accurate dynamic power estimation in battery-sensitive designs |
Pinout & Package
TSSOP-14 package (5.00 mm × 4.40 mm), 0.65 mm pitch, thin-profile surface-mount construction optimized for space-constrained PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | Channel OE (Input) | Active-low enable controls 3-state output for corresponding buffer (1Y–4Y) |
| 2, 5, 9, 12 | Channel A (Input) | Non-inverting data input for each of four independent buffers |
| 3, 6, 8, 11 | Channel Y (Output) | 3-state buffered output; high-impedance when OE = HIGH |
| 7 | GND | Logic ground reference and return path for all I/O and supply currents |
| 14 | VCC | Positive supply rail; must be decoupled with 0.1 µF capacitor near pin |
Key Features
| Feature | Design Value |
|---|---|
| Quadruple 3-state architecture | Enables independent control of four data lines - ideal for 4-bit parallel bus gating without external logic |
| Balanced CMOS outputs | Sinks and sources matched current (±7.8 mA), minimizing skew between rising/falling edges |
| Wide voltage operation (2–6 V) | Eliminates level shifters when interfacing 1.8 V/2.5 V/3.3 V/5 V logic domains |
| Low input leakage (±1 µA max) | Permits high-impedance input termination with 10 kΩ pull-up/down without significant DC error |
| Clamp diode protection | Allows safe handling of transient overvoltage up to ±20 mA on I/O pins - reduces need for external TVS |
Applications
| Industrial Bus Arbitration | Microcontroller GPIO Expansion |
|---|---|
Use Scenario: Isolating multiple sensor modules sharing a common I²C or parallel data bus in programmable logic controllers. IC Role / Device Role / Timing Role: SN74HC126PW acts as a digitally controlled bus switch - enabling only one module's outputs while tri-stating others to prevent contention. Use Value: Prevents bus lockup and signal corruption during hot-swap or fault recovery, with <31 ns enable/disable latency ensuring deterministic response. | Use Scenario: Extending limited GPIO count of an ARM Cortex-M0 microcontroller to drive eight discrete indicators or actuators. IC Role / Device Role / Timing Role: SN74HC126PW buffers and gates four low-speed control signals (e.g., LED enable, relay trigger, fan PWM), isolating MCU pins from load transients. Use Value: Protects MCU I/O from back-EMF and ESD events while maintaining TTL-compatible voltage levels across 2–6 V supply range. |
| Legacy System Interface | Test Fixture Signal Routing |
Use Scenario: Interfacing modern 3.3 V FPGA I/O banks to legacy 5 V parallel address/data buses in equipment upgrade kits. IC Role / Device Role / Timing Role: SN74HC126PW serves as a unidirectional level translator and bus driver - translating logic states while providing current gain and noise immunity. Use Value: Eliminates need for discrete resistor dividers or dedicated level translators; supports fanout to 10 LSTTL loads at full 5 V swing. | Use Scenario: Automated test equipment routing stimulus signals to DUT pins under software control via FPGA-configured OE lines. IC Role / Device Role / Timing Role: SN74HC126PW functions as a programmable signal gate - selectively connecting test vectors to device-under-test inputs while maintaining high-Z isolation elsewhere. Use Value: Enables reconfigurable test patterns without physical rewiring; 151.7°C/W RθJA allows sustained operation in dense fixture layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT126PW | TTL-compatible input thresholds (VIH = 2 V min at 4.5 V); identical pinout and output specs | Better suited for direct interface with legacy 5 V TTL outputs without level shifting | Select when driving from 5 V TTL sources; otherwise SN74HC126PW offers wider supply flexibility |
| 74LVC126PW | Lower VCC range (1.65–5.5 V); higher speed (tpd = 3.5 ns typ at 3.3 V); different input capacitance (4.5 pF) | Optimized for high-speed 3.3 V/2.5 V systems; not rated for 6 V operation | Prefer for sub-100 MHz digital interfaces where 6 V tolerance is unnecessary and lower propagation delay is critical |
Compared with SN74HCT126PW and 74LVC126PW, the SN74HC126PW provides the broadest supply voltage range (2–6 V) and highest absolute maximum rating (7 V), making it uniquely suitable for mixed-voltage industrial control boards where supply rails may vary across subsystems.
Availability
SN74HC126PW is available at Aetrix Electronics and suitable for industrial automation, test equipment, and embedded control systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant TSSOP packaging.
Supply support for SN74HC126PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 50 years of innovation in high-reliability IC design.
The SN74HC126PW belongs to TI's industry-standard 74HC logic family, designed specifically for robust, low-power digital interfacing in industrial, automotive, and communications equipment where wide supply range and 3-state controllability are essential.
FAQ
What is the maximum capacitive load the SN74HC126PW can reliably drive?
The SN74HC126PW is characterized for optimal switching performance with ≤70 pF total load capacitance, as confirmed in TI's application guidance. At 6 V supply and CL = 50 pF, propagation delay remains ≤31 ns (max). Driving >100 pF increases transition time and may cause ringing; a series 22–47 Ω resistor is recommended for larger loads to limit peak output current within Absolute Maximum Ratings.
Can unused inputs on the SN74HC126PW be left floating?
No - unused inputs on the SN74HC126PW must be terminated to VCC or GND. Floating CMOS inputs risk oscillation, excessive supply current, and unpredictable output states due to noise coupling. TI recommends direct connection (not pull-up/down resistors) for permanently unused channels; if dynamic control is needed, use ≤10 kΩ resistors based on leakage current limits (±1 µA max) and required edge rate.
Does the SN74HC126PW support 1.8 V logic levels?
No - the SN74HC126PW has a minimum recommended supply voltage of 2 V and is not specified for reliable operation at 1.8 V. Input thresholds scale with VCC (VIH ≈ 0.7×VCC), so at 1.8 V, VIH would be ~1.26 V - below typical 1.8 V logic HIGH definition (≥1.4 V). For 1.8 V systems, consider 74LVC126 or SN74AUP1G126 instead.
What is the thermal resistance (RθJA) of the SN74HC126PW in its TSSOP-14 package?
The SN74HC126PW in TSSOP-14 package has a junction-to-ambient thermal resistance (RθJA) of 151.7°C/W, as published in TI's SCLS103F datasheet revision F. This value assumes standard JEDEC 2-layer board conditions; actual thermal performance improves with internal copper planes, thermal vias, or localized heatsinking - critical for sustained operation near 85°C ambient.
How does the 3-state disable timing of the SN74HC126PW compare to its enable timing?
At 6 V and CL = 50 pF, the SN74HC126PW exhibits identical typical disable delay (tdis = 20 ns) and enable delay (ten = 20 ns), with matching max values of 31 ns. This symmetry ensures predictable bus release and acquisition timing - essential for synchronous data handshaking protocols where output release must align precisely with downstream sampling windows.
SN74HC126PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
SN74HC126PW FAQ
1.How can I place an order for SN74HC126PW through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HC126PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HC126PW reliable?
The price and inventory of SN74HC126PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HC126PW is usually 5 days.
3.What payment methods are accepted for SN74HC126PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HC126PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HC126PW?
SN74HC126PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HC126PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HC126PW?
For technical support, including SN74HC126PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HC126PW requirements.
6.How does Aetrix verify that SN74HC126PW is sourced from the original manufacturer or authorized distributors?
All SN74HC126PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HC126PW meets industry standards.
7.What is the process for return or replacement of SN74HC126PW?
All SN74HC126PW units undergo pre-shipment inspection (PSI). If there is an issue with SN74HC126PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HC126PW part is unused and in its original packaging.
Return procedure for SN74HC126PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HC126PW Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

