Texas Instruments SN74HC273NG4
- Part No.:
- SN74HC273NG4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74HC273NG4.pdf
- Description:
- IC FF D-TYPE SNGL 8BIT 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,055
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HC273NG4 from Texas Instruments is an octal positive-edge-triggered D-type flip-flop with active-low asynchronous clear, designed for synchronous data latching in digital logic systems. It operates across 2 V to 6 V, delivers ±4 mA output drive at 5 V, exhibits typical propagation delay of 12 ns, and consumes ≤80 µA ICC - enabling use in low-power buffer/register applications within industrial control and instrumentation interfaces.
For engineers reviewing the SN74HC273NG4 datasheet, SN74HC273NG4 pinout, SN74HC273NG4 application, or SN74HC273NG4 equivalent, key selection criteria include its 20-pin PDIP package, single-rail Q outputs per flip-flop, direct CLR functionality, and compatibility with LSTTL load driving (up to 10 units) in clock-synchronized storage designs.
Technical Context
The SN74HC273NG4 implements eight independent D-type latches triggered on the rising edge of CLK, with all outputs updated simultaneously. Its active-low CLR input forces all Q outputs low asynchronously, independent of clock state or setup/hold timing.
Each flip-flop accepts individual D inputs and produces non-inverted Q outputs only; no complementary (Q̅) outputs are provided. The device uses silicon-gate CMOS technology, ensuring low static current (≤1 µA input leakage), rail-to-rail output swing, and immunity to floating inputs when properly terminated per TI's guidance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2 V to 6 V - supports mixed-voltage system interfacing and battery-powered operation down to 2 V |
| Propagation delay (tpd) | Typical 12 ns at VCC = 4.5 V - enables reliable operation up to 21 MHz clock frequency in commercial temperature range |
| Output drive | ±4 mA at VCC = 5 V - sufficient to directly drive 10 LSTTL inputs without external buffers |
| Quiescent current (ICC) | ≤80 µA max at VCC = 6 V - ensures minimal power impact in always-on register stages |
| Input leakage current | ≤1 µA max - prevents unintended logic transitions from unterminated or high-impedance sources |
| Operating temperature | –40 °C to +85 °C - qualified for industrial ambient environments |
| ESD rating (HBM) | ±2000 V - meets standard handling requirements for automated assembly and board-level integration |
Pinout & Package
SN74HC273NG4 is supplied in a 20-pin plastic dual in-line package (PDIP), body size 24.33 mm × 6.35 mm, with through-hole mounting and industry-standard lead pitch (2.54 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CLR) | Asynchronous clear input | Active-low signal that forces all eight Q outputs low regardless of CLK or D states |
| 2–9, 12, 15–19 (Q1–Q8, D1–D8) | Output / Input | Dedicated single-rail Q outputs and individual D data inputs per flip-flop; no shared or multiplexed lines |
| 10 (GND) | Ground reference | Primary return path for logic and switching currents; must be low-impedance and decoupled locally |
| 11 (CLK) | Clock input | Positive-edge-sensitive control signal synchronizing all eight flip-flops simultaneously |
| 20 (VCC) | Power supply | Single-supply rail supporting full 2–6 V operating range; requires local 0.1-µF bypass capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Octal D-type flip-flop architecture | Eight independent, edge-triggered storage elements sharing one CLK and one CLR - ideal for parallel data capture |
| Wide supply voltage range | 2 V to 6 V operation enables interoperability with 3.3 V microcontrollers and legacy 5 V logic buses |
| Low dynamic power consumption | Typical Cpd = 35 pF per flip-flop - minimizes switching current and heat generation in high-frequency registers |
| Direct clear functionality | Asynchronous, active-low CLR allows immediate reset of all outputs without waiting for next clock edge |
| LSTTL-compatible drive strength | ±4 mA output capability at 5 V meets LS-TTL VIH/VIL thresholds and fanout requirements |
Applications
| Industrial Control Register | Digital Pattern Generator |
|---|---|
Use Scenario: Capturing sensor status bits from an analog-to-digital converter interface in a PLC I/O module. IC Role / Device Role / Timing Role: Synchronizes eight parallel status signals to a common system clock while enabling global reset via CLR during fault recovery. Use Value: Eliminates metastability risk across channels and provides deterministic startup state via hardware reset - critical for safety-critical sequencing. | Use Scenario: Generating fixed test sequences for boundary-scan validation of PCB interconnects. IC Role / Device Role / Timing Role: Stores and clocks out predefined bit patterns synchronized to JTAG TCK, using CLR to reinitialize sequence on command. Use Value: Delivers precise, jitter-free pattern edges with sub-13 ns tpd variation - improves test coverage accuracy and reduces false failure rates. |
| Microcontroller I/O Expander | Legacy Bus Interface Buffer |
Use Scenario: Extending GPIO count of an ARM Cortex-M0+ MCU by latching parallel commands to stepper motor drivers. IC Role / Device Role / Timing Role: Acts as output latch between MCU's limited parallel port and multi-channel driver ICs, driven by GPIO-controlled CLK/CLR. Use Value: Enables deterministic write timing with guaranteed setup/hold margins (≥25 ns at 4.5 V), preventing partial updates during bus contention. | Use Scenario: Isolating and buffering address/data lines between a 5 V Z80 CPU and modern peripheral ICs operating at 3.3 V. IC Role / Device Role / Timing Role: Provides level-shifted, noise-immune storage for address latching during memory read/write cycles. Use Value: Maintains TTL-compatible VOH/VOL levels across full VCC range - ensures robust signal integrity without external level translators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC374N | Tri-state outputs with OE control; no dedicated CLR; identical pinout except pin 1 = OE instead of CLR | Suitable where bus-sharing or output disabling is required; unsuitable for global asynchronous reset | Select SN74HC374N only if tri-state capability is needed and CLR functionality can be implemented externally |
| 74ACT273PC | Faster tpd (typ. 8.5 ns); higher ICC (≤40 mA); 5 V only; compatible 20-pin PDIP footprint | Better suited for high-speed 5 V systems requiring tighter timing margins; not voltage-flexible | Choose 74ACT273PC when speed >25 MHz is mandatory and supply is fixed at 5 V |
Compared with SN74HC273NG4, SN74HC374N trades asynchronous clear for output enable - simplifying bus arbitration but removing hardware reset. 74ACT273PC offers superior speed at the cost of voltage inflexibility and higher power, making it optimal only in legacy 5 V high-performance designs.
Availability
SN74HC273NG4 is available at Aetrix Electronics and suitable for industrial control registers, digital pattern generators, microcontroller I/O expanders, and legacy bus interface buffers requiring stable component supply and long-term manufacturability.
Supply support for SN74HC273NG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog and embedded processing technologies, with over five decades of leadership in logic IC design and manufacturing.
The SN74HC273NG4 belongs to TI's HC (High-Speed CMOS) logic family, engineered for low-power, pin-compatible replacements of legacy TTL devices in industrial, automotive, and communications infrastructure applications.
FAQ
What is the maximum clock frequency supported by SN74HC273NG4 at 5 V supply?
At VCC = 4.5 V and TA = –40 °C to +85 °C, SN74HC273NG4 supports a maximum clock frequency of 21 MHz. This value is derived from timing requirements including minimum CLK high/low time (20 ns each) and setup/hold margins (25 ns setup, 0 ns hold), ensuring reliable edge-triggered operation across the full commercial temperature range.
Does SN74HC273NG4 provide complementary (Q̅) outputs?
No, SN74HC273NG4 provides only true (Q) outputs for each of its eight flip-flops. The device does not include inverted (Q̅) outputs. If complementary signals are required, external inverters or a different device such as SN74HC574 (which offers Q-only) or discrete inversion must be used - SN74HC273NG4 itself contains no internal Q̅ logic.
Can SN74HC273NG4 operate reliably at 2.5 V supply voltage?
Yes, SN74HC273NG4 is fully specified down to 2 V and operates reliably at 2.5 V. At this voltage, parameters include minimum clock frequency of 4 MHz, typical propagation delay of ~160 ns, and guaranteed VOL ≤ 0.1 V with IOL = 20 µA. All DC and AC specifications remain valid per the recommended operating conditions table in the official datasheet.
What is the function of pin 1 on SN74HC273NG4?
Pin 1 of SN74HC273NG4 is the active-low asynchronous clear (CLR) input. When pulled low, it forces all eight Q outputs to logic low immediately - independent of the clock signal or data inputs. When high, the flip-flops operate normally, transferring D-input data to Q outputs on each positive CLK edge.
Is SN74HC273NG4 RoHS compliant?
Yes, SN74HC273NG4 is RoHS compliant. Per TI's packaging addendum, the part carries "Yes" in the RoHS column, uses NiPdAu (NIPDAU) lead finish, and is rated for lead-free soldering with MSL Level-1 (unlimited floor life at ≤30 °C / 60% RH). The PDIP package contains no exempted leaded materials.
SN74HC273NG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Function:
- Master Reset
- Type:
- D-Type
- Output Type:
- Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Clock Frequency:
- 60 MHz
- Max Propagation Delay @ V, Max CL:
- 27ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 8 µA
- Input Capacitance:
- 3 pF
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 20-PDIP
SN74HC273NG4 FAQ
1.How can I place an order for SN74HC273NG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HC273NG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HC273NG4 reliable?
The price and inventory of SN74HC273NG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HC273NG4 is usually 5 days.
3.What payment methods are accepted for SN74HC273NG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HC273NG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HC273NG4?
SN74HC273NG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HC273NG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HC273NG4?
For technical support, including SN74HC273NG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HC273NG4 requirements.
6.How does Aetrix verify that SN74HC273NG4 is sourced from the original manufacturer or authorized distributors?
All SN74HC273NG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HC273NG4 meets industry standards.
7.What is the process for return or replacement of SN74HC273NG4?
All SN74HC273NG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74HC273NG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HC273NG4 part is unused and in its original packaging.
Return procedure for SN74HC273NG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HC273NG4 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

