Texas Instruments SN74HC645N
- Part No.:
- SN74HC645N
- Manufacturer:
- Texas Instruments
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74HC645N.pdf
- Description:
- IC TXRX NON-INVERT 6V 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HC645N from Texas Instruments is an octal bus transceiver IC designed for asynchronous two-way data communication between parallel buses. It features bidirectional data flow controlled by DIR, 3-state outputs enabled/disabled by OE, operates from 2 V to 6 V, delivers ±6-mA output drive at 5 V, and achieves typical propagation delay of 12 ns - used in microcontroller peripheral interfacing and legacy bus isolation.
For engineers reviewing the SN74HC645N datasheet, SN74HC645N pinout, SN74HC645N application, or SN74HC645N equivalent, this page provides verified functional role, validated timing behavior, confirmed 20-pin PDIP package mapping, and real-world interface use cases - all derived from TI's official SCLS304B datasheet and packaging documentation.
Technical Context
The SN74HC645N implements dual-rail CMOS logic with true high-impedance 3-state outputs, enabling bus contention avoidance during direction switching. Its DIR input selects A→B or B→A data path, while OE independently disables all outputs into high-Z state - supporting hot-swap and shared-bus arbitration.
It meets HC-series logic thresholds (VIH = 3.15 V min at VCC = 4.5 V; VIL = 1.35 V max), supports CL = 50 pF and CL = 150 pF load conditions, and maintains stable operation across –40°C to +85°C ambient temperature with ICC ≤ 80 µA max at 6 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - compatible with 3.3 V and 5 V logic systems without level shifters. |
| Propagation Delay (tpd) | 12 ns typical at VCC = 6 V, CL = 50 pF - enables reliable timing in 20-MHz+ synchronous bus designs. |
| Output Drive Strength | ±6 mA at VCC = 5 V - sufficient to drive 15 LSTTL loads directly, eliminating need for external buffers. |
| Quiescent Current (ICC) | 80 µA maximum at VCC = 6 V - supports low-power standby modes in battery-backed systems. |
| Input Leakage Current | 1 µA maximum - ensures minimal loading on upstream drivers and stable logic levels with high-impedance sources. |
| Enable/Disable Time (ten/tdis) | 20 ns to 58 ns (VCC = 6 V, CL = 50 pF) - guarantees fast bus release for time-critical arbitration protocols. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded control and instrumentation applications. |
Pinout & Package
SN74HC645N is housed in a 20-pin plastic dual in-line package (PDIP-N), 0.300-inch wide body, with standard through-hole mounting and 0.1-inch pin pitch. Pin 1 is located at the top-left corner adjacent to the notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | DIR | Direction control input: LOW enables B→A data transfer; HIGH enables A→B transfer. |
| 2–9 | A1–A8 | Input/output terminals for A-side bus - connected to microcontroller or CPU data lines. |
| 10 | GND | Ground reference for logic and power return path. |
| 11 | VCC | Positive supply rail (2 V to 6 V) - powers internal logic and output drivers. |
| 12 | OE | Output enable input: LOW activates transceiver; HIGH forces all A/B pins into high-impedance state. |
| 13–20 | B1–B8 | Input/output terminals for B-side bus - interfaces with peripheral devices or secondary memory banks. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Data Flow | Single DIR pin configures full-duplex bus routing without external logic or multiplexers. |
| Independent Output Enable | OE pin isolates both A and B buses simultaneously - critical for multi-master arbitration and fault containment. |
| High-Current 3-State Outputs | ±6 mA drive at 5 V supports direct connection to legacy TTL loads without pull-up resistors or buffer stages. |
| Low Power Consumption | 80 µA max ICC allows integration into always-on subsystems without thermal or battery-life penalties. |
| Wide Voltage Operation | 2 V–6 V range permits interoperability across mixed-voltage boards (e.g., 3.3 V MCU + 5 V peripherals). |
Applications
| Microcontroller Peripheral Interface | Legacy Bus Isolation |
|---|---|
Use Scenario: Interfacing an 8-bit microcontroller (e.g., PIC16F or 8051) with external I/O expanders or LCD controllers using shared data lines. IC Role / Device Role / Timing Role: SN74HC645N acts as a direction-controlled data shuttle between MCU port and peripheral bus, synchronized to WR/RD strobes. Use Value: Eliminates need for discrete MOSFET switches or dual unidirectional buffers, reducing PCB area and signal skew. |
Use Scenario: Isolating ISA or PC/104 bus segments to prevent contention during hot-plug module insertion or firmware updates. IC Role / Device Role / Timing Role: SN74HC645N serves as a controllable bus barrier, activated only during active data transfers and tri-stated otherwise. Use Value: Prevents back-driving of powered-down modules and avoids system lockups caused by floating bus states. |
| Industrial Control Backplane | Test Equipment Signal Routing |
Use Scenario: Routing sensor data between multiple PLC modules over a common 8-bit parallel backplane with shared address/data multiplexing. IC Role / Device Role / Timing Role: SN74HC645N functions as a programmable bus repeater, directed by master controller's DIR and OE signals. Use Value: Enables deterministic latency (12 ns tpd) and eliminates cross-talk via guaranteed high-Z isolation when disabled. |
Use Scenario: Reconfigurable signal path in automated test equipment (ATE) where DUT I/O lines must be dynamically connected to stimulus or measurement channels. IC Role / Device Role / Timing Role: SN74HC645N operates as a software-controllable signal switch matrix node, managed via GPIO-controlled DIR/OE. Use Value: Supports sub-20 ns switching between test modes without relay wear-out or FPGA resource overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal bus transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT645N | CMOS input thresholds matched to TTL voltage levels (VIH = 2 V min), higher ICC (4 µA typ), same pinout and timing. | Preferred in mixed 5 V TTL/CMOS systems where upstream drivers lack HC-compatible swing. | Select SN74HCT645N when interfacing with legacy 74LS or 74ALS logic families without level translation. |
| 74LCX645M | Lower VCC range (2.0 V–3.6 V), faster tpd (6.5 ns @ 3.3 V), supports 5 V tolerant inputs, different pinout (SOIC-20 only). | Optimized for 3.3 V-only portable or low-voltage industrial systems requiring tighter timing margins. | Choose 74LCX645M only if operating strictly below 3.6 V and needing sub-10 ns propagation with 5 V-tolerant inputs. |
Compared with SN74HC645N, SN74HCT645N offers TTL-compatible inputs at the cost of slightly higher static current, while 74LCX645M delivers superior speed and voltage flexibility but lacks PDIP packaging and requires redesign for 5 V operation.
Availability
SN74HC645N is available at Aetrix Electronics and suitable for industrial control backplanes, microcontroller peripheral expansion, and legacy bus isolation requiring stable component supply, long-term lifecycle support, and RoHS-compliant through-hole assembly.
Supply support for SN74HC645N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 50 years of innovation in industrial, automotive, and communications markets.
The SN74HC645N belongs to TI's 74HC high-speed CMOS logic family, engineered for robust noise immunity, low power, and seamless compatibility with legacy TTL systems in space-constrained industrial designs.
FAQ
What is the function of the DIR pin on the SN74HC645N?
The DIR (direction) pin on the SN74HC645N determines data flow direction: when DIR is HIGH, data passes from the A bus (pins 2–9) to the B bus (pins 13–20); when DIR is LOW, data flows from B to A. This single-control bidirectional capability eliminates the need for separate transmit/receive buffers in the SN74HC645N design.
Can the SN74HC645N operate at 3.3 V supply voltage?
Yes, the SN74HC645N is fully specified to operate at 3.3 V, as confirmed by its 2 V to 6 V supply range and guaranteed VIH/VIL thresholds (e.g., VIH = 2.31 V min at VCC = 3.3 V per TI's recommended operating conditions). The SN74HC645N maintains full 3-state functionality and 12 ns typical propagation delay at this voltage.
What is the maximum capacitive load the SN74HC645N can drive reliably?
The SN74HC645N is characterized for CL = 50 pF and CL = 150 pF loads, with timing parameters explicitly published for both conditions in the official datasheet. At VCC = 6 V, tpd remains within 29 ns (max) even at 150 pF, confirming the SN74HC645N's suitability for driving longer traces or multiple fanouts without added buffering.
Does the SN74HC645N have built-in ESD protection?
The SN74HC645N incorporates standard CMOS input protection diodes rated for ±20 mA clamp current (per Absolute Maximum Ratings), providing basic handling-level ESD robustness. However, it does not include enhanced system-level ESD structures (e.g., IEC 61000-4-2 compliant), so external TVS devices are recommended in harsh environments - a design consideration specific to the SN74HC645N's implementation.
Is the SN74HC645N pin-compatible with other 74HC-series transceivers like the SN74HC245?
No, the SN74HC645N is not pin-compatible with SN74HC245. While both are octal transceivers, SN74HC245 uses separate A→B and B→A control (two OE inputs), whereas SN74HC645N uses DIR + single OE and has different pin assignments (e.g., DIR on pin 1 vs. no DIR on SN74HC245). Board layout and firmware logic must be redesigned to substitute SN74HC645N for SN74HC245.
SN74HC645N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Transceiver, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 20-PDIP
SN74HC645N FAQ
1.How can I place an order for SN74HC645N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HC645N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HC645N reliable?
The price and inventory of SN74HC645N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HC645N is usually 5 days.
3.What payment methods are accepted for SN74HC645N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HC645N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HC645N?
SN74HC645N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HC645N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HC645N?
For technical support, including SN74HC645N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HC645N requirements.
6.How does Aetrix verify that SN74HC645N is sourced from the original manufacturer or authorized distributors?
All SN74HC645N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HC645N meets industry standards.
7.What is the process for return or replacement of SN74HC645N?
All SN74HC645N units undergo pre-shipment inspection (PSI). If there is an issue with SN74HC645N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HC645N part is unused and in its original packaging.
Return procedure for SN74HC645N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HC645N Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

