Texas Instruments SN74HCS137PWR
- Part No.:
- SN74HCS137PWR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74HCS137PWR.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,068
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HCS137PWR from Texas Instruments is a 3-to-8 line decoder/demultiplexer with latched address inputs, Schmitt-trigger inputs, and dual strobe control (G0, G1). It operates from 2 V to 6 V, delivers ±7.8-mA output drive at 6 V, supports –40°C to +125°C ambient temperature, and features typical ICC of 100 nA. It enables memory device selection on shared data buses in industrial microcontroller systems.
For engineers reviewing the SN74HCS137PWR datasheet, SN74HCS137PWR pinout, SN74HCS137PWR application, or SN74HCS137PWR equivalent, key selection criteria include latch-enable timing (LE setup/hold), Schmitt-trigger hysteresis (ΔVT = 0.6–1.6 V), output drive strength under load, TSSOP-16 thermal resistance (RθJA = 141.2°C/W), and compatibility with slow/noisy address lines in embedded bus arbitration.
Technical Context
The SN74HCS137PWR implements a CMOS-based 3-bit address latch followed by a 3:8 decoder with active-high and active-low strobe gating (G0, G1). When LE is low, it functions as a standard one-of-eight decoder; when LE is high, the latched address persists regardless of A2–A0 transitions. All outputs are high-impedance-equivalent (active-low) and driven to HIGH state when either strobe is asserted.
Its Schmitt-trigger inputs provide hysteresis (ΔVT ≥ 0.6 V at 6 V), enabling robust operation with slow-rising/falling signals and noise rejection up to ±1.6 V peak-to-peak. Output switching is push-pull with balanced sourcing/sinking capability, supporting fast edge rates into ≤50 pF loads while maintaining VOL ≤ 0.33 V at 7.8 mA sink and VOH ≥ 5.4 V at 7.8 mA source (6 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 2 V to 6 V - Enables direct interface with 3.3 V and 5 V logic families without level shifters. |
| Output drive (6 V) | ±7.8 mA - Sufficient to directly drive multiple CMOS inputs or small LED indicators without external buffers. |
| Input hysteresis (ΔVT) | 0.6–1.6 V - Rejects noise and accommodates slow input edges (e.g., mechanical switch debouncing or long PCB traces). |
| Propagation delay (6 V) | 6–17 ns - Supports high-speed address decoding in real-time control loops and memory access cycles. |
| Quiescent supply current | Typ. 100 nA - Enables ultra-low-power operation in battery-backed or energy-harvesting systems. |
| Ambient temperature range | –40°C to +125°C - Qualified for under-hood automotive, industrial motor drives, and outdoor IoT gateways. |
| Input leakage current | ±100 nA max - Minimizes loading on high-impedance sensor or reference signal sources. |
Pinout & Package
TSSOP-16 package (5.00 mm × 4.40 mm body size), thin shrink small-outline package optimized for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 (A0–A2) | Address select inputs | Binary-encoded 3-bit address determining which Y0–Y7 output activates (low) when strobes permit. |
| 4 (LE) | Latch enable, active low | When low: decoder follows A0–A2 in real time; when high: holds last valid address, decoupling address bus changes from output state. |
| 5 (G1) | Strobe input 1, active low | Global disable: forces all Y0–Y7 HIGH when asserted; used for hierarchical decoding or power-gating groups. |
| 6 (G0) | Strobe input 0, active high | Secondary enable: complements G1 for flexible cascading; both strobes must be inactive for normal decode operation. |
| 7–15 (Y7–Y0) | Active-low decoded outputs | Only one output goes LOW per valid address; all others remain HIGH - ideal for chip-select (CS) signaling. |
| 8 (GND), 16 (VCC) | Power terminals | Decoupling capacitor (0.1 µF) must be placed adjacent to pins 8/16 to suppress switching noise and ensure stable logic thresholds. |
Key Features
| Feature | Design Value |
|---|---|
| Latched address inputs | Enables asynchronous address capture and hold, allowing CPU to update A2–A0 while preserving prior decode state during critical bus cycles. |
| Schmitt-trigger inputs | Provides ≥0.6 V hysteresis at 6 V, eliminating need for external RC filters on noisy or mechanically generated address lines. |
| Dual strobe control (G0/G1) | Supports 2-level hierarchical decoding: G1 disables entire bank; G0 enables selective activation within enabled banks - reduces required GPIO count. |
| Ultra-low ICC (100 nA typ.) | Reduces system standby power in always-on monitoring nodes; eliminates need for external power gating in low-duty-cycle applications. |
| Push-pull outputs | Delivers symmetrical rise/fall times (<8 ns at 6 V) into 50 pF loads, ensuring clean signal integrity without external pull-ups for CS lines. |
Applications
| Memory Address Decoding | Industrial I/O Expansion |
|---|---|
Use Scenario: Selecting among eight SRAM or Flash devices sharing a common data/address bus in a PLC controller. IC Role / Device Role / Timing Role: SN74HCS137PWR acts as a latched address decoder, isolating memory chips via individual chip-select (CS) lines synchronized to CPU address updates. Use Value: Reduces MCU GPIO usage from eight dedicated CS lines to three address lines + two strobes, simplifying firmware and PCB routing. | Use Scenario: Enabling discrete sensors or actuators in a modular factory automation rack with shared backplane communication. IC Role / Device Role / Timing Role: SN74HCS137PWR serves as a demultiplexer, routing control pulses from a central sequencer to one of eight peripheral modules. Use Value: Eliminates need for eight independent driver ICs; leverages latch function to maintain module selection during bus reconfiguration. |
| Automotive Body Control | Test Equipment Signal Routing |
Use Scenario: Managing lighting zones (headlights, fog lamps, DRLs) in an automotive BCM where EMI-prone wiring harnesses connect to the MCU. IC Role / Device Role / Timing Role: SN74HCS137PWR functions as a noise-immune decoder, using Schmitt-trigger inputs to reject harness-coupled transients while driving lamp drivers. Use Value: Prevents false triggering due to load-dump or ISO 7637-2 pulse interference, improving functional safety compliance without added filtering components. | Use Scenario: Switching measurement signals between multiple DUTs (devices under test) in an automated bench tester with limited analog mux channels. IC Role / Device Role / Timing Role: SN74HCS137PWR operates as a digital-controlled analog path selector, gating test signals via strobe-controlled outputs to avoid crosstalk. Use Value: Achieves sub-20 ns channel switching with deterministic timing, enabling precise synchronization of stimulus/response measurements across eight DUTs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC138PWR | No address latching; no Schmitt-trigger inputs; identical pinout and logic function otherwise. | Requires clean, fast-rising address signals; unsuitable for noisy or slow-switching environments like mechanical encoders or long cables. | Select SN74HC138PWR only when board layout ensures minimal noise and strict timing control over A0–A2. |
| CD74HCT137M96 | TTL-compatible input thresholds (2 V/0.8 V); same latching and Schmitt functionality; SOIC-16 only (no TSSOP option). | Interfacing with legacy 5 V TTL logic families without level shifters; not recommended for mixed-voltage 3.3 V/5 V systems due to input threshold mismatch. | Choose CD74HCT137M96 when integrating with older 5 V controllers but verify VIH/VIL margins against actual signal swing. |
Compared with SN74HC138PWR and CD74HCT137M96, the SN74HCS137PWR uniquely combines latch retention, Schmitt-trigger noise immunity, and wide 2–6 V operation - making it the only choice for robust, low-power, mixed-supply decoding in harsh or resource-constrained environments.
Availability
SN74HCS137PWR is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, test equipment signal routing, and memory subsystem design requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SN74HCS137PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The SN74HCS137PWR belongs to TI's HCS logic family, designed specifically for high-noise, low-power, and wide-voltage industrial applications where reliability under electrical stress and thermal extremes is critical.
FAQ
What is the latch enable (LE) polarity and behavior of the SN74HCS137PWR?
The SN74HCS137PWR has an active-low latch enable (LE) input. When LE is low, the device operates as a standard 3-to-8 decoder, responding immediately to changes on A0–A2. When LE is high, the internal address latches retain their previous state, ignoring subsequent transitions on A0–A2 until LE returns low. This allows asynchronous address capture and stable output hold during bus contention or interrupt latency windows - a key feature distinguishing SN74HCS137PWR from non-latching alternatives like SN74HC138PWR.
Does the SN74HCS137PWR require external pull-up resistors on its outputs?
No, the SN74HCS137PWR does not require external pull-up resistors on its Y0–Y7 outputs because it features true CMOS push-pull outputs capable of actively driving both HIGH and LOW states. Each output can source up to 7.8 mA and sink up to 7.8 mA at 6 V, ensuring robust logic levels into typical CMOS loads. External pull-ups would conflict with the active drive and are unnecessary unless interfacing with open-drain systems - which is not the intended use case for SN74HCS137PWR.
How does the Schmitt-trigger input benefit the SN74HCS137PWR in real-world designs?
The Schmitt-trigger inputs on the SN74HCS137PWR provide hysteresis (ΔVT = 0.6–1.6 V depending on VCC), enabling reliable operation with slow-rising/falling signals and rejecting noise up to ±0.8 V peak-to-peak. This eliminates external RC filtering for mechanical switches, long cable runs, or EMI-prone environments - directly improving system robustness in applications like automotive body control or industrial sensor hubs where SN74HCS137PWR is deployed.
Can the SN74HCS137PWR be used in 3.3 V systems, and what are its key 3.3 V performance metrics?
Yes, the SN74HCS137PWR is fully specified for 3.3 V operation (within 2–6 V range). At 3.3 V, it delivers ±4 mA output drive, typical ICC of <200 nA, propagation delay of 9–20 ns, and input hysteresis ΔVT ≈ 0.4–0.9 V. Its Schmitt-trigger inputs ensure compatibility with 3.3 V microcontrollers even with marginal signal rise times, and its TSSOP-16 package supports high-density routing in space-constrained 3.3 V designs - making SN74HCS137PWR ideal for modern embedded systems.
What is the maximum capacitive load the SN74HCS137PWR can drive while meeting datasheet timing specs?
The SN74HCS137PWR is characterized for CL = 50 pF in its timing specifications (propagation delay, transition time). While it can drive larger loads, exceeding 50 pF degrades tpd and tt beyond guaranteed limits - e.g., doubling capacitance may increase delay by ~30%. For designs requiring >50 pF loads (e.g., long traces or multiple fanouts), SN74HCS137PWR should be buffered or verified via simulation; the 50 pF limit ensures full compliance with published timing across –40°C to +125°C.
SN74HCS137PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCS
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
SN74HCS137PWR FAQ
1.How can I place an order for SN74HCS137PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HCS137PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HCS137PWR reliable?
The price and inventory of SN74HCS137PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HCS137PWR is usually 5 days.
3.What payment methods are accepted for SN74HCS137PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HCS137PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HCS137PWR?
SN74HCS137PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HCS137PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HCS137PWR?
For technical support, including SN74HCS137PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HCS137PWR requirements.
6.How does Aetrix verify that SN74HCS137PWR is sourced from the original manufacturer or authorized distributors?
All SN74HCS137PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HCS137PWR meets industry standards.
7.What is the process for return or replacement of SN74HCS137PWR?
All SN74HCS137PWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74HCS137PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HCS137PWR part is unused and in its original packaging.
Return procedure for SN74HCS137PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HCS137PWR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

