Texas Instruments SN74HCS72PWR
- Part No.:
- SN74HCS72PWR
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SN74HCS72PWR.pdf
- Description:
- IC FF D-TYPE DUAL 2BIT 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,911
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HCS72PWR from Texas Instruments is a dual D-type negative-edge-triggered flip-flop with Schmitt-trigger inputs, asynchronous clear and preset, operating from 2 V to 6 V. It delivers ±7.8-mA output drive at 5 V, consumes only 100 nA typical supply current, and supports operation from –40°C to +125°C. It is used in CAN wake-up power enable circuits where noise immunity and low-power state retention are critical.
For engineers reviewing the SN74HCS72PWR datasheet, SN74HCS72PWR pinout, SN74HCS72PWR application, or SN74HCS72PWR equivalent, key selection considerations include its Schmitt-trigger input hysteresis (ΔVT = 0.6–1.6 V), dual-channel independent operation, TSSOP-14 package footprint, and compatibility with slow/noisy edge-rate signals in automotive standby systems.
Technical Context
The SN74HCS72PWR implements two independent CMOS D-type flip-flops, each triggered on the falling edge of CLK. All inputs-D, CLK, PRE, and CLR-feature Schmitt-trigger architecture with defined VT+ (1.7–4.2 V) and VT− (0.9–3.0 V) thresholds across 4.5–6 V supply, enabling robust operation with slow or noisy waveforms.
Its functional modes are fully asynchronous for PRE/CLR (active-low), while data transfer occurs only on CLK's negative transition when both PRE and CLR are high. Output drive strength (±7.8 mA at 6 V) and low ICC (≤2 µA max) support direct interfacing with downstream logic and ultra-low-power system states without external buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2 V to 6 V - Enables single-supply operation across industrial, automotive, and battery-powered systems without level shifting. |
| Output Drive | ±7.8 mA at 6 V - Sufficient to directly drive CMOS inputs or small capacitive loads (<15 pF) without external buffers. |
| Supply Current | 100 nA typical at 25°C - Supports multi-year battery life in always-on wake-up detection circuits. |
| Hysteresis (ΔVT) | 0.6–1.6 V - Rejects noise up to ±0.8 V on input edges, eliminating false triggering from EMI or switch bounce. |
| Propagation Delay | 7–15 ns at 6 V - Ensures reliable timing margin in 74-MHz clock domains with setup/hold compliance. |
| Operating Temperature | –40°C to +125°C - Qualified for under-hood automotive and industrial control environments. |
| Input Leakage | ±100 nA max - Minimizes bias error in high-impedance sensor interface or RC timing networks. |
Pinout & Package
TSSOP-14 package (5.00 mm × 4.40 mm), 1.2-mm height, lead-free (NIPDAU/Sn), MSL Level-1, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1CLR | Asynchronous clear (ch1) | Active-low reset: forces 1Q = LOW, 1Q = HIGH regardless of CLK or D state. |
| 1D | Data input (ch1) | Samples on CLK falling edge only when PRE and CLR are inactive (high). |
| 1CLK | Clock input (ch1) | Falling-edge sensitive; Schmitt-triggered to tolerate slow rise/fall times. |
| 1PRE | Asynchronous preset (ch1) | Active-low set: forces 1Q = HIGH, 1Q = LOW regardless of CLK or D state. |
| 1Q / 1Q | Complementary outputs (ch1) | Provide active-high and active-low enables simultaneously for flexible power control logic. |
| GND | Ground reference | Common return path for all internal circuitry and output sinks. |
| VCC | Positive supply | Single rail powering both channels; requires local 0.1-μF bypass capacitor. |
| 2CLR / 2PRE / 2CLK / 2D | Asynchronous controls & clock/data (ch2) | Functionally identical to channel 1; fully independent with no shared internal nodes. |
| 2Q / 2Q | Complementary outputs (ch2) | Enable dual-path wake-up handling or redundant signal generation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent flip-flops | Enables two separate wake-up or toggle functions on one IC-reducing BOM count and PCB area vs. discrete solutions. |
| Schmitt-trigger inputs | Eliminates need for external RC filters or debouncing circuits when interfacing with mechanical switches or CAN RX pulses. |
| Asynchronous PRE/CLR | Allows immediate state initialization or forced reset without waiting for clock edge-critical for fail-safe power sequencing. |
| Low ICC and IIL | Supports <1 µA total system standby current when combined with TI's CAN transceivers in vehicle off-mode. |
| CMOS push-pull outputs | Provides rail-to-rail VOH/VOL with matched sourcing/sinking capability-ensuring clean logic transitions into capacitive loads. |
Applications
| Automotive CAN Wake-Up Enable | Momentary Switch Debounce |
|---|---|
Use Scenario: Converting a CAN bus RX pulse (low-going wake-up pattern) into a stable power-enable signal for a CAN controller during vehicle off-mode. IC Role / Device Role / Timing Role: Negative-edge-triggered flip-flop latches wake-up event; Schmitt inputs reject noise on long harness traces. Use Value: Eliminates false triggers from EMI, extends battery life via sub-µA quiescent current, and avoids external debounce components. | Use Scenario: Turning a mechanical pushbutton into a clean toggle output for microcontroller GPIO or LED driver enable. IC Role / Device Role / Timing Role: D flip-flop configured as toggle (D = Q) with CLK tied to button; Schmitt input prevents chatter-induced multiple clocks. Use Value: Removes need for firmware debouncing or RC hardware, reduces MCU interrupt load, and ensures single-cycle state change per press. |
| Noisy Industrial Sensor Interface | Slow-Rate Signal Conditioning |
Use Scenario: Interfacing with inductive proximity sensors or relay contacts that generate slow, noisy edges in factory automation PLC inputs. IC Role / Device Role / Timing Role: Input conditioner that converts marginal analog-like transitions into clean digital logic levels before feeding FPGA or microcontroller. Use Value: ΔVT ≥ 0.6 V rejects common-mode noise on unshielded wiring; operates reliably at TA = 125°C near motors or drives. | Use Scenario: Accepting signals from thermistors, RTDs, or potentiometers with RC-filtered outputs having millisecond-scale rise/fall times. IC Role / Device Role / Timing Role: Robust input stage tolerant of unlimited input transition rate-no minimum slew requirement unlike standard CMOS. Use Value: Avoids timing violations or metastability seen with conventional logic; eliminates need for slew-rate amplifiers or comparators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCS72DR | Same silicon, SOIC-14 package (8.70 mm × 3.90 mm); higher thermal resistance (RθJA = 133.6°C/W vs. 151.7°C/W). | Better suited for prototyping or through-hole assembly; less space-constrained layouts. | Select SN74HCS72DR if board real estate allows larger footprint and hand-soldering is preferred. |
| MC74HC72DTG | ON Semiconductor part; identical function and pinout; wider VCC range (2–6 V), but lower max output drive (±4 mA at 4.5 V). | Lower drive limits use in high-capacitance or heavy-load scenarios; same Schmitt input specs. | Choose MC74HC72DTG only when supply voltage stability is prioritized over output strength and thermal performance is secondary. |
Compared with SN74HCS72DR, the SN74HCS72PWR offers 29% smaller PCB area and better high-temperature performance due to lower junction-to-ambient resistance; versus MC74HC72DTG, it provides nearly double the output current for driving heavier logic loads or small MOSFET gates directly.
Availability
SN74HCS72PWR is available at Aetrix Electronics and suitable for automotive CAN subsystems, industrial sensor interfaces, momentary switch conditioning, and low-power standby controllers requiring stable component supply across extended temperature ranges.
Supply support for SN74HCS72PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and logic ICs, with leadership in automotive, industrial, and power management solutions.
The SN74HCS72PWR belongs to TI's HCS logic family-designed specifically for ultra-low-power, noise-immune digital interfacing in harsh environments where reliability and standby efficiency are paramount.
FAQ
What is the maximum clock frequency supported by the SN74HCS72PWR?
The SN74HCS72PWR supports a maximum switching frequency of 105 MHz at 6 V supply, 95 MHz at 4.5 V, and 31 MHz at 2 V, as specified in the Switching Characteristics table. These values assume CL = 50 pF and operation within recommended conditions. At 5 V nominal, typical fmax is ~90 MHz. The SN74HCS72PWR achieves this performance while maintaining sub-µA quiescent current, making it suitable for high-speed yet power-sensitive applications.
Does the SN74HCS72PWR require external pull-up or pull-down resistors on unused inputs?
Yes, unused inputs on the SN74HCS72PWR must be tied to VCC or GND-never left floating-to prevent undefined logic states and increased ICC. TI's layout guidelines explicitly require biasing all unused inputs, especially because Schmitt-trigger inputs have high impedance and can oscillate or draw excess current if unterminated. For example, an unused 2D input should connect to VCC or GND depending on desired default state; the SN74HCS72PWR datasheet confirms this in Section 11.1.
Can the SN74HCS72PWR operate with a 1.8-V supply?
No, the SN74HCS72PWR is not rated for 1.8-V operation. Its recommended operating supply voltage range is strictly 2 V to 6 V, with absolute maximum ratings from –0.5 V to 7 V. Operation below 2 V violates the Recommended Operating Conditions and may result in unreliable output levels, increased propagation delay variation, or failure to meet setup/hold timing. For 1.8-V systems, consider TI's SN74LVC1G74 or compatible LVC-family devices instead of the SN74HCS72PWR.
How does the Schmitt-trigger input hysteresis of the SN74HCS72PWR improve noise immunity?
The SN74HCS72PWR provides input hysteresis (ΔVT) of 0.6–1.6 V depending on supply voltage, meaning VT+ and VT− differ significantly-for example, 3.15 V and 2.2 V respectively at 4.5 V. This gap prevents multiple toggles when input signals cross the threshold slowly or with superimposed noise. As a result, the SN74HCS72PWR reliably captures clean logic transitions from noisy sources like CAN RX lines or mechanical switches without external filtering-directly addressing the "Enable CAN Controller Power with wake-up pattern" use case cited in its official documentation.
Is the SN74HCS72PWR pin-compatible with the older SN74HC72?
No, the SN74HCS72PWR is not pin-compatible with the SN74HC72. While both are dual D-type flip-flops in 14-pin packages, the SN74HC72 lacks Schmitt-trigger inputs and uses standard CMOS inputs with no hysteresis. Its pin functions differ: SN74HC72 has different input thresholds, no guaranteed noise rejection, and distinct timing behavior. The SN74HCS72PWR's pinout matches only other HCS-family variants (e.g., SN74HCS72DR), not legacy HC-series parts. Substitution requires full schematic and layout review.
SN74HCS72PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCS
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 74 MHz
- Max Propagation Delay @ V, Max CL:
- 15ns @ 6V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 2 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
SN74HCS72PWR FAQ
1.How can I place an order for SN74HCS72PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HCS72PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HCS72PWR reliable?
The price and inventory of SN74HCS72PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HCS72PWR is usually 5 days.
3.What payment methods are accepted for SN74HCS72PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HCS72PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HCS72PWR?
SN74HCS72PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HCS72PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HCS72PWR?
For technical support, including SN74HCS72PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HCS72PWR requirements.
6.How does Aetrix verify that SN74HCS72PWR is sourced from the original manufacturer or authorized distributors?
All SN74HCS72PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HCS72PWR meets industry standards.
7.What is the process for return or replacement of SN74HCS72PWR?
All SN74HCS72PWR units undergo pre-shipment inspection (PSI). If there is an issue with SN74HCS72PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HCS72PWR part is unused and in its original packaging.
Return procedure for SN74HCS72PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HCS72PWR Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
