Texas Instruments SN74HCT138ANS
- Part No.:
- SN74HCT138ANS
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
SN74HCT138ANS.pdf
- Description:
- DECODER/DEMUX SINGLE 3-TO-8
- Quantity:
- Payment:

- Shipping:

Inventory:1,961
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HCT138ANS from Texas Instruments is a 3-to-8 line inverting decoder/demultiplexer with TTL-compatible inputs, active-LOW outputs (Y0–Y7), three enable inputs (E1, E2 active LOW; E3 active HIGH), and SOIC-16 packaging. It operates from 4.5 V to 5.5 V across –40 °C to +85 °C and supports memory chip select decoding and parallel expansion to 1-of-32 using four units and one inverter.
For engineers reviewing the SN74HCT138ANS datasheet, SN74HCT138ANS pinout, SN74HCT138ANS application, or SN74HCT138ANS equivalent, key selection criteria include TTL-level input compatibility, propagation delay ≤53 ns at 5 V, active-LOW output drive capability (4 mA sink), demultiplexing functionality via enable-as-data routing, and SOIC-16 thermal performance up to +85 °C ambient.
Technical Context
The SN74HCT138ANS implements combinational logic decoding of three binary address inputs (A0–A2) into eight mutually exclusive active-LOW outputs, controlled by three independent enables: two active-LOW (E1, E2) and one active-HIGH (E3). All outputs remain HIGH unless E1 = E2 = LOW and E3 = HIGH - enabling precise hierarchical enable control for cascaded decoding.
Its TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V) ensure direct interfacing with legacy 5 V TTL logic families without level shifting. The device features integrated input clamp diodes, allowing safe interface to voltages exceeding VCC when used with current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 3-to-8 line inverting decoder / 1-to-8 demultiplexer with three enable inputs |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5 V TTL and mixed-voltage systems |
| Propagation Delay | ≤53 ns (max, E3→Yn, Tamb = –40 °C to +125 °C, VCC = 4.5 V) - ensures timing-critical address decoding |
| Output Drive | 4.0 mA sink per output (VOL ≤ 0.4 V) - sufficient for driving multiple 74-series TTL inputs or small LEDs |
| Input Compatibility | TTL-level (VIH ≥ 2.0 V, VIL ≤ 0.8 V) - eliminates need for external level translators in 5 V systems |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial-grade embedded control and instrumentation |
| ESD Protection | HBM > 2000 V, MM > 200 V - robust handling during board assembly and field service |
Pinout & Package
SN74HCT138ANS is supplied in a 16-pin SOIC (Small Outline Integrated Circuit) package (SO-16, body width 3.9 mm, JEDEC MS-012 variant), with gull-wing leads and surface-mount footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 (A0, A1, A2) | Binary address inputs | Select one of eight outputs; decoded in natural binary order (A2 MSB) |
| 4, 5 (E1, E2) | Active-LOW enable inputs | Both must be LOW for decode operation; used for hierarchical chip select gating |
| 6 (E3) | Active-HIGH enable input | Must be HIGH for decode; enables use as 1-to-8 demux when E1/E2 held static |
| 7, 9–12, 14, 15 (Y0–Y7) | Active-LOW decoded outputs | Only one output LOW per valid input combination; all others HIGH |
| 8 (GND) | Ground reference | 0 V return path for supply and signal currents; must be low-impedance |
| 16 (VCC) | Positive supply | 4.5–5.5 V power rail; decoupling capacitor required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Inverting 3-to-8 decode logic | Direct replacement for legacy 74LS138 with identical truth table and pinout |
| TTL-compatible inputs | Accepts standard 5 V TTL voltage levels without external biasing or translation |
| Multiple enable architecture | E1/E2/E3 allow modular expansion to 1-of-32 decoding with minimal external logic |
| Demultiplexer mode | One enable input serves as data channel; remaining enables act as strobes for time-multiplexed routing |
| Input clamp diodes | Enable safe interfacing to signals exceeding VCC when series current-limiting resistors are used |
Applications
| Memory Address Decoding | Peripheral Chip Select Logic |
|---|---|
Use Scenario: Selecting individual SRAM, EPROM, or I/O devices in a microcontroller-based system with shared address/data bus. IC Role / Device Role / Timing Role: Address decoder mapping 3-bit chip-select lines to eight discrete device enables, synchronized to address latch timing. Use Value: Reduces GPIO count and simplifies PCB routing by replacing discrete logic gates or CPLD resources with a single 16-pin IC. | Use Scenario: Managing enable signals for UART, SPI flash, ADC, and DAC peripherals on an industrial PLC mainboard. IC Role / Device Role / Timing Role: Centralized peripheral selection unit driven by upper address bits and system control signals (e.g., RD/WR). Use Value: Ensures mutually exclusive activation of peripherals, preventing bus contention and enabling deterministic access sequencing. |
| LED Segment Driver Enable | Test Equipment Signal Routing |
Use Scenario: Controlling common-cathode 7-segment displays in multiplexed digital panel meters or HVAC controllers. IC Role / Device Role / Timing Role: Output-enable sequencer cycling through digit positions while segment data is held constant on shared segment lines. Use Value: Provides clean, glitch-free digit selection with TTL-compatible drive strength and predictable propagation delay. | Use Scenario: Routing test signals between DUT channels and measurement instruments in automated functional testers. IC Role / Device Role / Timing Role: Demultiplexer directing a single stimulus source to one of eight DUT pins under microcontroller control. Use Value: Enables flexible, software-configurable signal path selection without mechanical relays or FPGA logic overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC138N | CMOS-input version (VIH = 3.15 V min at 4.5 V); higher noise immunity but requires CMOS-level drivers | Suitable for mixed-signal systems with 3.3 V MCU outputs and 5 V peripherals | Choose when interfacing with 3.3 V logic families and lower ICC (<1 µA) is critical |
| 74HCT138D (NXP) | Identical function and pinout; SO16 package; specified for –40 °C to +125 °C operation | Better suited for extended-temperature automotive or outdoor industrial environments | Choose when full –40 °C to +125 °C qualification and NXP's long-term supply commitment are required |
Compared with SN74HC138N, SN74HCT138ANS offers guaranteed TTL-level input compatibility for legacy 5 V systems, while 74HCT138D provides extended temperature range and alternate supply chain assurance - both require no PCB changes but differ in input threshold behavior and thermal rating.
Availability
SN74HCT138ANS is available at Aetrix Electronics and suitable for industrial control panels, test equipment signal routing, and memory-mapped peripheral interfaces requiring stable component supply and long-lifecycle support.
Supply support for SN74HCT138ANS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The SN74HCT138ANS belongs to TI's 74HCT logic family, designed specifically to provide TTL-compatible input thresholds and 5 V CMOS output performance for seamless integration into legacy and mixed-voltage digital systems.
FAQ
What is the maximum propagation delay of the SN74HCT138ANS under industrial temperature conditions?
The SN74HCT138ANS has a maximum propagation delay of 53 ns (E3 → Yn) over the full –40 °C to +125 °C range at VCC = 4.5 V, as specified in Table 7 of the TI datasheet. At the industrial grade range (–40 °C to +85 °C), the max delay is 44 ns under identical conditions. This ensures reliable timing margin in real-time control and synchronous bus decoding applications using SN74HCT138ANS.
Can SN74HCT138ANS be used as a demultiplexer, and how is it configured?
Yes, SN74HCT138ANS can operate as a 1-to-8 demultiplexer. Configure it by using one active-LOW enable input (e.g., E1) as the data input, holding the other two enables (E2 = LOW, E3 = HIGH) static to activate the decoder, and applying address bits A0–A2 to select the output channel. This configuration routes a single input signal to one of eight outputs - a capability explicitly confirmed in the SN74HCT138ANS functional description and supported by its truth table.
Does SN74HCT138ANS support 3.3 V logic inputs?
No, SN74HCT138ANS does not reliably accept 3.3 V logic inputs as valid HIGH signals. Its VIH minimum is 2.0 V at VCC = 4.5–5.5 V, but 3.3 V CMOS outputs (typically VOH ≈ 3.3 V) fall below the recommended 2.0 V threshold margin for robust noise immunity. For 3.3 V–5 V interfacing, SN74HC138N or level-shifting circuitry is recommended instead of SN74HCT138ANS.
What package type is used for SN74HCT138ANS, and is it RoHS compliant?
SN74HCT138ANS uses a 16-pin SOIC (SO-16) package with 3.9 mm body width and gull-wing leads (JEDEC MS-012AC). It is RoHS compliant and lead-free, meeting TI's standard environmental specifications for industrial-grade logic devices. The "NS" suffix in SN74HCT138ANS explicitly denotes the green, lead-free SOIC packaging per TI's part numbering convention.
How many enable inputs does SN74HCT138ANS have, and what are their active states?
SN74HCT138ANS has three enable inputs: E1 and E2 are active-LOW, and E3 is active-HIGH. All three must satisfy their respective logic states (E1 = LOW, E2 = LOW, E3 = HIGH) for decoding to occur; otherwise, all outputs remain HIGH. This triple-enable structure enables flexible hierarchical decoding and cascading - a defining feature confirmed in the SN74HCT138ANS functional diagram and truth table.
SN74HCT138ANS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
SN74HCT138ANS FAQ
1.How can I place an order for SN74HCT138ANS through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HCT138ANS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HCT138ANS reliable?
The price and inventory of SN74HCT138ANS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HCT138ANS is usually 5 days.
3.What payment methods are accepted for SN74HCT138ANS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HCT138ANS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HCT138ANS?
SN74HCT138ANS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HCT138ANS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HCT138ANS?
For technical support, including SN74HCT138ANS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HCT138ANS requirements.
6.How does Aetrix verify that SN74HCT138ANS is sourced from the original manufacturer or authorized distributors?
All SN74HCT138ANS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HCT138ANS meets industry standards.
7.What is the process for return or replacement of SN74HCT138ANS?
All SN74HCT138ANS units undergo pre-shipment inspection (PSI). If there is an issue with SN74HCT138ANS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HCT138ANS part is unused and in its original packaging.
Return procedure for SN74HCT138ANS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HCT138ANS Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

