Texas Instruments SN74HCT138DRE4
- Part No.:
- SN74HCT138DRE4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74HCT138DRE4.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,566
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74HCT138DRE4 from Texas Instruments is a 3-line to 8-line decoder/demultiplexer in SOIC-16 package, operating at 4.5–5.5 V with 17 ns typical propagation delay, ±4-mA output drive, and TTL-compatible inputs. It serves as a high-speed memory address decoder or data routing switch in embedded control and digital logic systems.
For engineers reviewing the SN74HCT138DRE4 datasheet, SN74HCT138DRE4 pinout, SN74HCT138DRE4 application, or SN74HCT138DRE4 equivalent, key selection criteria include enable-input logic configuration (two active-low, one active-high), output drive capability under LSTTL load conditions, propagation delay vs. memory access timing, and SOIC-16 thermal performance (RθJA = 73°C/W).
Technical Context
The SN74HCT138DRE4 implements combinational logic decoding using three binary select inputs (A, B, C) and three enable terminals (G1, G2A, G2B) to activate exactly one of eight active-low outputs (Y0–Y7). Its HCT logic family ensures TTL-voltage compatibility while maintaining CMOS power efficiency.
Propagation delay is specified at 17 ns (typical) under 5.5 V and 25°C with 50-pF load, and switching behavior is validated across temperature (–40°C to +85°C) and supply voltage (4.5–5.5 V). The device supports cascading via enable inputs without external inverters-e.g., a 24-line decoder requires no additional gates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5-V TTL/CMOS systems; no level-shifting required |
| Propagation Delay (tpd) | 17 ns (typical) at 5.5 V - enables use in high-speed memory decode paths where delay must be < memory access time |
| Output Drive | ±4 mA at 5 V - sufficient to directly drive 10 LSTTL loads without buffer stages |
| Input Compatibility | TTL-voltage compatible - accepts standard TTL logic thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) |
| Quiescent Current (ICC) | 80 µA max - low static power for battery-backed or energy-sensitive logic subsystems |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded applications |
| Package | SOIC-16 (D) - 9.90 mm × 3.90 mm body, surface-mount compatible, RoHS-compliant NIPDAU finish |
Pinout & Package
SN74HCT138DRE4 uses a 16-pin SOIC (D) package with 1.27-mm pitch, 9.90 mm × 3.90 mm body size, and 73°C/W junction-to-ambient thermal resistance. Pin 1 is located at the top-left corner with notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G2A) | Active-low enable input | Must be LOW to allow decoding; used with G2B and G1 to gate all outputs |
| 2 (G2B) | Active-low enable input | Second active-low enable; both G2A and G2B must be LOW for function |
| 3 (G1) | Active-high enable input | Must be HIGH to activate decoder; enables cascading with inverted logic paths |
| 4 (C) | MSB binary select input | Most significant bit of 3-bit address; determines Y4–Y7 vs. Y0–Y3 activation |
| 5 (B) | Mid-bit binary select input | Controls quadrant selection within enabled group (e.g., Y0/Y1 vs. Y2/Y3) |
| 6 (A) | LSB binary select input | Least significant bit; selects individual output line (e.g., Y0 vs. Y1) |
| 7 (GND) | Ground reference | Return path for all internal logic and output currents; must be low-impedance |
| 8 (Y0) | Active-low decoded output | Asserted LOW when A=B=C=0 and all enables active; drives downstream logic or memory chip-select |
| 9 (Y1) | Active-low decoded output | Asserted LOW when A=1, B=C=0 and enables active; used for discrete peripheral addressing |
| 10 (Y2) | Active-low decoded output | Asserted LOW when B=1, A=C=0; supports modular I/O expansion schemes |
| 11 (Y3) | Active-low decoded output | Asserted LOW when A=B=1, C=0; enables 4-device decode groups in bus architectures |
| 12 (Y4) | Active-low decoded output | Asserted LOW when C=1, A=B=0; routes signals to upper memory banks or peripherals |
| 13 (Y5) | Active-low decoded output | Asserted LOW when C=1, A=1, B=0; supports dual-bank memory interleaving |
| 14 (Y6) | Active-low decoded output | Asserted LOW when C=1, B=1, A=0; used in multi-controller arbitration logic |
| 15 (Y7) | Active-low decoded output | Asserted LOW when A=B=C=1; final output for full 3-bit decode space |
| 16 (VCC) | Positive supply rail | 5-V nominal supply; requires local 0.1-µF bypass capacitor per TI layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Three enable inputs (G1, G2A, G2B) | Enables hierarchical decoding without external gates-e.g., 24-line decoder implemented with zero inverters |
| TTL-compatible input thresholds | Accepts standard 0.8 V / 2.0 V logic levels, eliminating need for level translators in mixed-logic systems |
| Low ICC (80 µA max) | Reduces system-level quiescent power in always-on control logic or standby modes |
| 17 ns tpd (typical) | Ensures decoder delay contributes negligibly to memory access timing in high-performance systems |
| SOIC-16 RoHS-compliant packaging | Supports automated SMT assembly with standard reflow profile (Level-1-260°C-UNLIM) |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
Use Scenario: Selecting one of eight SRAM or Flash memory chips in a microcontroller-based data logger. IC Role / Device Role / Timing Role: 3-bit address decoder mapping A15–A13 to individual chip-enable lines with sub-20 ns latency. Use Value: Eliminates external gating logic and ensures memory access timing remains dominated by device speed-not decode overhead. | Use Scenario: Routing UART, SPI, or GPIO signals to one of eight sensor nodes on an industrial I/O module. IC Role / Device Role / Timing Role: Demultiplexer converting serial command bits into parallel peripheral enable signals. Use Value: Enables single-controller management of distributed sensors without FPGA or CPLD resources. |
| Bus Expansion Interface | Programmable Logic Glue |
Use Scenario: Expanding a 16-bit ISA-style bus to support up to 24 addressable devices using daisy-chained SN74HCT138DRE4 units. IC Role / Device Role / Timing Role: Cascaded decoder providing hierarchical chip-select generation with G2A/G2B/G1 interconnection. Use Value: Achieves scalable addressing with deterministic timing and no added propagation skew between levels. | Use Scenario: Replacing discrete NAND/NOR gates in legacy PCB redesigns where space and BOM count must be minimized. IC Role / Device Role / Timing Role: Combinational logic block implementing 3-input minterm expressions for state-machine control. Use Value: Reduces component count by >70% versus discrete gate solutions while preserving timing predictability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC138DR | HC logic family: wider VCC range (2–6 V), higher IOH/IOL (±5.2 mA), but TTL-incompatible inputs (VIH = 3.15 V min) | Requires level-shifting if interfacing with legacy 5-V TTL sources; better for mixed-voltage or battery-powered designs | Select SN74HC138DR only when supply flexibility or higher drive strength outweighs TTL compatibility needs |
| 74LV138PW | LV logic family: 1.65–5.5 V operation, lower tpd (10.5 ns typ), but reduced noise margin and non-TTL input thresholds | Suitable for high-speed, low-voltage ASIC/FPGA interfaces; not drop-in for TTL-driven systems | Choose 74LV138PW when optimizing for speed/power in modern 3.3-V or dual-rail systems, not legacy 5-V TTL |
Compared with SN74HC138DR and 74LV138PW, SN74HCT138DRE4 uniquely delivers TTL-compatible input thresholds at 5 V while maintaining low ICC and predictable 17-ns timing-making it the optimal choice for retrofitting or maintaining legacy 5-V digital systems without signal integrity compromises.
Availability
SN74HCT138DRE4 is available at Aetrix Electronics and suitable for industrial control panels, memory subsystems, and programmable logic interfaces requiring stable component supply and long-term manufacturability.
Supply support for SN74HCT138DRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with over 90 years of innovation in industrial, automotive, and communications markets.
The SN74HCT138DRE4 belongs to TI's HCT logic family-designed specifically for high-speed memory decoding and data-routing applications where TTL compatibility, low power, and precise propagation timing are critical.
FAQ
What is the maximum operating temperature range for SN74HCT138DRE4?
The SN74HCT138DRE4 is rated for operation from –40°C to +85°C, meeting industrial temperature requirements. This range is validated across all electrical specifications including propagation delay, output drive, and input thresholds, ensuring reliable performance in embedded controllers, motor drives, and factory automation equipment where ambient temperatures fluctuate significantly. The SOIC-16 package's RθJA of 73°C/W supports thermal management without forced cooling in most applications.
Does SN74HCT138DRE4 require external pull-up resistors on its outputs?
No, SN74HCT138DRE4 does not require external pull-up resistors because its outputs are active-low push-pull drivers capable of sinking 4 mA and sourcing 4 mA. Each Y0–Y7 output can directly interface with TTL or CMOS inputs without passive components. Pull-ups would interfere with the intended active-low assertion logic and increase power consumption unnecessarily-TI's recommended application circuits confirm direct connection to chip-select or enable inputs.
Can SN74HCT138DRE4 be used as a demultiplexer?
Yes, SN74HCT138DRE4 functions as a 1-to-8 demultiplexer when one enable input (e.g., G1) is used as the data input while A, B, C serve as address selectors. With G2A and G2B held LOW and G1 driven by the incoming signal, the selected Yx output mirrors the G1 state (inverted due to active-low output). This configuration is explicitly supported in TI's functional description and enables simple serial-to-parallel data distribution in communication interfaces or test equipment.
What is the recommended bypass capacitor for SN74HCT138DRE4?
Texas Instruments recommends a 0.1-µF ceramic bypass capacitor placed as close as possible to the VCC and GND pins of SN74HCT138DRE4. This value is specified in Section 8 of the datasheet to suppress high-frequency noise and stabilize the supply during output switching transients. For systems with broad-spectrum noise, paralleling a 1-µF capacitor is acceptable-but the 0.1-µF unit must remain adjacent to the IC to ensure effective decoupling at the SOIC-16 lead inductance.
How many SN74HCT138DRE4 devices are needed to decode a 5-bit address into 32 outputs?
Two SN74HCT138DRE4 devices are required to decode a 5-bit address into 32 outputs: the upper two bits (A4, A3) control the enable inputs of two SN74HCT138DRE4 units, while the lower three bits (A2, A1, A0) feed the select inputs of both. This configuration-documented in TI's application notes-uses G1, G2A, and G2B to partition the 32-line space without external inverters, leveraging the device's native enable architecture for efficient hierarchical decoding.
SN74HCT138DRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HCT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74HCT138DRE4 FAQ
1.How can I place an order for SN74HCT138DRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74HCT138DRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74HCT138DRE4 reliable?
The price and inventory of SN74HCT138DRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74HCT138DRE4 is usually 5 days.
3.What payment methods are accepted for SN74HCT138DRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74HCT138DRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74HCT138DRE4?
SN74HCT138DRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74HCT138DRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74HCT138DRE4?
For technical support, including SN74HCT138DRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74HCT138DRE4 requirements.
6.How does Aetrix verify that SN74HCT138DRE4 is sourced from the original manufacturer or authorized distributors?
All SN74HCT138DRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74HCT138DRE4 meets industry standards.
7.What is the process for return or replacement of SN74HCT138DRE4?
All SN74HCT138DRE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74HCT138DRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74HCT138DRE4 part is unused and in its original packaging.
Return procedure for SN74HCT138DRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74HCT138DRE4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
