onsemi SN74LS05N
- Part No.:
- SN74LS05N
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74LS05N.pdf
- Description:
- IC INVERTER 6CH 1-INP 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:23,426
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS05N from Texas Instruments is a 14-pin PDIP-packaged hex inverter IC with open-collector outputs, designed for TTL-compatible logic level translation and wired-OR bus interfacing. It operates at 4.75–5.25 V, delivers 8 mA sink current per output, exhibits 15–32 ns propagation delay, and supports 0°C to 70°C industrial temperature range - commonly used in address decoding, bus arbitration, and level-shifting circuits.
For engineers reviewing the SN74LS05N datasheet, pinout, applications, or equivalent options, key selection criteria include open-collector drive capability, TTL input compatibility, low-power LS-series quiescent current (1.2–2.4 mA), thermal performance (θJA = 80°C/W), and legacy DIP package suitability for through-hole prototyping and industrial control backplanes.
Technical Context
The SN74LS05N implements six independent inverting buffers with open-collector NPN output stages requiring external pull-up resistors. Its internal circuitry uses bipolar Schottky-clamped transistors to achieve LS-series speed-power trade-offs, with input thresholds of VIL = 0.7 V and VIH = 2.0 V, and guaranteed VOL ≤ 0.4 V at IOL = 8 mA.
It interfaces directly with standard TTL and LS logic families, supports active-low wired-OR and active-high wired-AND configurations, and avoids internal output contention due to its non-sourcing architecture - making it suitable for shared-bus termination and interrupt line aggregation without external diodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74LS (Low-Power Schottky) TTL - balances speed and power vs. standard TTL |
| Supply Voltage | 4.75–5.25 V - compatible with regulated 5 V rails; tolerant of minor ripple |
| Output Type | Open-collector - enables wired-OR logic and level translation up to 15 V with external pull-up |
| Max Output Sink Current | 8 mA per channel - sufficient to drive LEDs, relays, or TTL inputs directly |
| Propagation Delay | 15–32 ns (tPHL/tPLH) - ensures timing predictability in synchronous control logic |
| Input Thresholds | VIL = 0.7 V, VIH = 2.0 V - provides noise margin against TTL-level interference |
| Quiescent Current | ICCL = 3.6–6.6 mA - low static power draw for battery-sensitive or thermally constrained systems |
Pinout & Package
SN74LS05N is supplied in a 14-pin plastic dual in-line package (PDIP-N), 0.300-inch wide body, with 0.100-inch lead pitch and through-hole mounting. Pin 1 is located at the left end of the top row when viewed from the top with notch or dot oriented left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (A1–A6) | Active-high TTL-compatible logic inputs; each drives one inverter stage |
| 2, 4, 6, 8, 10, 12 | Output (Y1–Y6) | Open-collector NPN outputs; require external pull-up for HIGH assertion |
| 7 | GND | Ground reference for all internal circuitry and output sinks |
| 14 | VCC | +5 V supply rail; powers internal logic and bias networks |
Key Features
| Feature | Design Value |
|---|---|
| Hex inverter function | Six independent inverters in one 14-pin DIP - reduces board space vs. discrete gate solutions |
| Open-collector outputs | Enables direct wired-OR bus implementation without external diodes or logic gates |
| TTL-compatible inputs | Accepts standard TTL voltage levels (0.8 V/2.0 V thresholds) - interoperable with 74xx, 74LSxx, and 74Sxx families |
| Low-power LS technology | Reduces ICCL by ~70% vs. original 7405 - critical for multi-device logic arrays |
| Industrial temperature range | 0°C to 70°C operation - validated for commercial and industrial control environments |
Applications
| Address Decoding | Bus Arbitration |
|---|---|
Use Scenario: Generating chip-select signals for memory or peripheral ICs in microprocessor-based systems. IC Role / Device Role / Timing Role: Inverts decoded address bits to assert active-low enable lines; open-collector outputs allow OR-ing multiple decode conditions. Use Value: Eliminates need for external diode-OR networks; simplifies PCB layout and improves signal integrity on shared CS lines. | Use Scenario: Resolving priority among multiple interrupt sources sharing a single CPU interrupt pin. IC Role / Device Role / Timing Role: Each inverter buffers and inverts an interrupt request; outputs are wire-OR'd to generate a common INT signal. Use Value: Ensures any asserted interrupt pulls the line LOW - no contention or shoot-through risk due to open-collector topology. |
| LED Driver Interface | Level Translation |
Use Scenario: Driving multiple indicator LEDs from TTL logic outputs with current limiting. IC Role / Device Role / Timing Role: Acts as current-sinking driver; LED anodes connect to +5 V or higher via resistor, cathodes to Y pins. Use Value: Supports direct LED drive at 8 mA per channel - eliminates need for discrete transistor buffers in panel-mount applications. | Use Scenario: Interfacing 5 V TTL logic with 12 V relay coils or optocouplers requiring higher VOH. IC Role / Device Role / Timing Role: Provides logic inversion while enabling pull-up to 12 V - output swings from GND to external rail. Use Value: Enables safe, robust level shifting without level-shifter ICs or voltage dividers - preserves edge rate and noise immunity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN7405N | Standard TTL family; higher IOL (16 mA), higher power (ICCL = 18–33 mA), slower tPHL (8–15 ns) | Better for driving heavier loads; less suitable for low-power or high-density designs | Select SN7405N only when maximum sink current >8 mA is required and power budget allows. |
| SN74LS04N | Push-pull (totem-pole) outputs; no external pull-up needed; same VCC, speed, and pinout | Cannot perform wired-OR; unsuitable for bus arbitration or level translation above VCC | Choose SN74LS04N when simple inversion without bus sharing is needed and board space permits replacement. |
Compared with SN7405N, SN74LS05N reduces power consumption by ~60% and improves propagation delay consistency, while retaining identical pinout and open-collector functionality; versus SN74LS04N, it trades off sourcing capability for wired-logic flexibility - making SN74LS05N uniquely suited for shared-bus and mixed-voltage interface roles.
Availability
SN74LS05N is available at Aetrix Electronics and suitable for industrial control panels, legacy system repairs, and educational electronics labs requiring stable component supply and long-term obsolescence resilience.
Supply support for SN74LS05N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, delivering analog, embedded processing, and logic solutions with emphasis on reliability, longevity, and industrial-grade qualification.
The SN74LS05N belongs to TI's legacy 74LS logic family, engineered for cost-effective, robust digital interfacing in commercial and industrial systems where compatibility, thermal stability, and through-hole manufacturability remain essential.
FAQ
What is the maximum sink current per output of the SN74LS05N?
The SN74LS05N guarantees a minimum output sink current (IOL) of 4 mA and a typical value of 8 mA per channel under recommended operating conditions (VCC = 5 V, TA = 25°C). This rating ensures reliable driving of TTL inputs, small-signal relays, or indicator LEDs without external buffering - and is validated across the full 0°C to 70°C operating range. The SN74LS05N must not be operated beyond its absolute maximum IOL limit of 20 mA per output.
Does the SN74LS05N require external pull-up resistors on its outputs?
Yes, the SN74LS05N requires external pull-up resistors on all six open-collector outputs (pins 2, 4, 6, 8, 10, 12) to assert a HIGH logic level. Without pull-ups, outputs remain floating when inactive. Typical values range from 1 kΩ (for fast rise times with capacitive loads) to 10 kΩ (for low power); selection depends on load capacitance, desired rise time, and supply voltage. The SN74LS05N itself does not provide internal pull-ups.
Can the SN74LS05N be used to interface with 3.3 V logic systems?
The SN74LS05N is not recommended for direct connection to 3.3 V logic inputs because its TTL-compatible input thresholds (VIL = 0.7 V, VIH = 2.0 V) may misinterpret 3.3 V logic HIGHs as marginal or invalid, especially under noise or temperature variation. While its outputs can sink 3.3 V logic LOWs safely, level-shifting circuitry or a dedicated 3.3 V–5 V translator is required for reliable bidirectional interfacing. The SN74LS05N is optimized for 5 V TTL ecosystems.
Is the SN74LS05N pin-compatible with other 74xx hex inverters?
Yes, the SN74LS05N shares identical pinout and functional assignment with SN7405N, SN74S05N, and SN74LS04N - all 14-pin DIP devices with inputs on odd pins (1,3,5,9,11,13) and outputs on even pins (2,4,6,8,10,12), plus VCC (pin 14) and GND (pin 7). However, SN74LS05N differs electrically: it uses open-collector outputs (unlike SN74LS04N's totem-pole), and has LS-series speed/power characteristics distinct from 7405 (standard TTL) or 74S05 (Schottky).
What is the thermal resistance (θJA) of the SN74LS05N in its PDIP package?
The SN74LS05N in the plastic DIP (N) package has a junction-to-ambient thermal resistance (θJA) of 80°C/W, measured under standard JEDEC test conditions (single-layer board, no airflow). This value enables thermal estimation for continuous operation: at 6.6 mA ICCL and 8 mA IOL worst-case, power dissipation remains below 50 mW, resulting in <4°C junction rise above ambient - confirming suitability for convection-cooled industrial enclosures without heatsinking.
SN74LS05N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74LS
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- Open Collector
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 32ns @ 5V, 15pF
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
SN74LS05N FAQ
1.How can I place an order for SN74LS05N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS05N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS05N reliable?
The price and inventory of SN74LS05N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS05N is usually 5 days.
3.What payment methods are accepted for SN74LS05N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS05N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS05N?
SN74LS05N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS05N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS05N?
For technical support, including SN74LS05N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS05N requirements.
6.How does Aetrix verify that SN74LS05N is sourced from the original manufacturer or authorized distributors?
All SN74LS05N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS05N meets industry standards.
7.What is the process for return or replacement of SN74LS05N?
All SN74LS05N units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS05N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS05N part is unused and in its original packaging.
Return procedure for SN74LS05N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS05N Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

