My Inquiry
My Account
Texas Instruments SN74LS107ADR
- Part No.:
- SN74LS107ADR
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS107ADR.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,797
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS107ADR from Texas Instruments is a dual negative-edge-triggered J-K flip-flop with individual asynchronous clear inputs, fabricated in bipolar LS (Low-power Schottky) technology. It operates over 0°C to 70°C, features 14-pin SOIC packaging, propagation delay of 15 ns (max) at VCC = 5 V, and supports TTL-compatible input thresholds. It is used in synchronous digital control logic, state machines, and clock division circuits within legacy industrial controllers.
For engineers reviewing the SN74LS107ADR datasheet, SN74LS107ADR pinout, SN74LS107ADR application, or SN74LS107ADR equivalent, key selection criteria include its dual J-K architecture with independent clears, guaranteed negative-edge triggering, TTL-level compatibility, 15 ns max tPLH/tPHL, and SOIC-14 footprint for board space-constrained retrofits.
Technical Context
The SN74LS107ADR implements two independent J-K flip-flops sharing no internal logic-each has dedicated J, K, clock (CLK), and asynchronous clear (CLR) terminals. Its operation is strictly edge-triggered on the falling edge of CLK, with setup/hold times of 20 ns and 5 ns respectively at VCC = 5 V.
All inputs are TTL-compatible (VIH = 2.0 V min, VIL = 0.8 V max), outputs drive ±8 mA loads, and the device exhibits typical power dissipation of 19 mW per flip-flop at 5 V and 1 MHz toggle rate. It is not designed for 3.3 V operation and requires strict 4.75–5.25 V supply regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74LS (Low-power Schottky TTL) - ensures compatibility with legacy 5 V TTL systems and predictable noise margins |
| Function | Dual J-K flip-flop with asynchronous active-low clear - enables independent reset of each section without clock dependency |
| Propagation Delay | 15 ns max (tPLH/tPHL at VCC = 5 V) - sets maximum operating frequency ≤ 33 MHz under worst-case loading |
| Supply Voltage | 4.75 V to 5.25 V - mandates regulated 5 V rail; operation outside this range invalidates timing and DC specs |
| Input Thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V - guarantees reliable recognition of standard TTL logic levels |
| Output Drive | IOH = –0.4 mA, IOL = 8 mA - supports direct fan-out to up to 20 standard TTL inputs (fan-out = 20) |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade environments only; not rated for extended or industrial temperature ranges |
Pinout & Package
SN74LS107ADR uses a 14-pin Small Outline Integrated Circuit (SOIC) package (Package Drawing D), 3.9 mm body width, 1.75 mm height, with gull-wing leads and RoHS-compliant CU NIPDAU finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1CLR̅ | Active-low asynchronous clear for Flip-Flop 1 - forces Q1 = 0, Q1̅ = 1 regardless of clock or J/K state |
| 2 | 1CLK | Clock input for Flip-Flop 1 - triggers state change on falling edge only |
| 3 | 1J | Data input J for Flip-Flop 1 - controls set behavior when CLK falls and K = 0 |
| 4 | 1K | Data input K for Flip-Flop 1 - controls reset behavior when CLK falls and J = 0 |
| 5 | 1Q̅ | Inverted output of Flip-Flop 1 - complements Q1; usable as feedback or inverted logic source |
| 6 | 1Q | True output of Flip-Flop 1 - reflects stored state after each valid clock edge |
| 7 | GND | Ground reference - must be low-impedance connection to minimize switching noise coupling |
| 8 | 2Q | True output of Flip-Flop 2 - electrically isolated from Flip-Flop 1 except shared VCC/GND |
| 9 | 2Q̅ | Inverted output of Flip-Flop 2 - provides complementary signal without external inverter |
| 10 | 2K | Data input K for Flip-Flop 2 - independent control path; no functional coupling to Pin 4 |
| 11 | 2J | Data input J for Flip-Flop 2 - enables separate data loading for second stage |
| 12 | 2CLK | Clock input for Flip-Flop 2 - falling-edge sensitive; may be tied to 1CLK or driven separately |
| 13 | 2CLR̅ | Active-low asynchronous clear for Flip-Flop 2 - independent reset capability per section |
| 14 | VCC | +5 V power supply - bypassing with 0.1 µF ceramic capacitor near pin is mandatory for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Negative-edge triggering | Ensures deterministic state capture synchronized to system clock falling edges - eliminates metastability risk from asynchronous sampling |
| Independent asynchronous clears | Allows selective initialization of one flip-flop without disturbing the other - critical for multi-stage pipeline control |
| TTL-compatible I/O | Direct interface with legacy 74-series logic without level-shifting - preserves signal integrity in mixed-logic designs |
| Low-power Schottky design | Reduces dynamic power vs. standard 74-series while maintaining speed - extends thermal margin in dense PCB layouts |
| SOIC-14 footprint | Enables drop-in replacement of PDIP-14 variants in space-constrained boards using surface-mount reflow assembly |
Applications
| Industrial Control Sequencing | Digital Clock Division |
|---|---|
Use Scenario: Implementing step-indexed machine tool sequencing where each actuator advances only after prior step completes. IC Role / Device Role / Timing Role: Dual J-K flip-flop acting as cascaded state register - first section holds current step, second holds next-step enable. Use Value: Independent CLR̅ pins allow immediate return to home position (step 0) via single control line, reducing PLC scan time overhead. |
Use Scenario: Deriving 1 Hz and 0.5 Hz timing signals from a 1 kHz crystal oscillator in a digital timer module. IC Role / Device Role / Timing Role: First flip-flop divides by 2 (Q1 toggles on every clock edge), second divides Q1 by 2 (Q2 = ÷4 overall). Use Value: Negative-edge triggering avoids race conditions between stages; SOIC packaging fits compact front-panel timer PCBs. |
| Legacy Test Equipment State Machines | Asynchronous Reset Synchronization |
Use Scenario: Managing test sequence states in aging ATE hardware where firmware updates are impractical. IC Role / Device Role / Timing Role: J-K pair functions as 2-bit binary counter with programmable J/K inputs - defines 4 discrete test phases. Use Value: TTL compatibility ensures interoperability with original 1980s-era bus drivers and comparators without redesign. |
Use Scenario: Converting an asynchronous system reset signal into a synchronous, glitch-free reset for downstream logic. IC Role / Device Role / Timing Role: First flip-flop samples asynchronous CLR̅; second stage retimes it to local clock domain using Q1 as J/K input. Use Value: Dual independent clears permit hard reset injection at any point - essential for fault recovery in unattended equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS107AN | Same logic function and timing, but in 14-pin PDIP package with through-hole mounting | Suitable for prototyping, repair, or legacy through-hole assemblies; lacks SOIC thermal and density advantages | Select SN74LS107AN only when board layout or service requirements mandate through-hole components |
| SN74LS107ANSR | Identical electrical specs and SOIC-14 footprint, but supplied in tape-and-reel (2000-unit reel) and marked "74LS107A" | Optimized for automated SMT production; same pinout and performance as SN74LS107ADR but with different packaging logistics | Choose SN74LS107ANSR for high-volume SMT manufacturing; SN74LS107ADR is obsolete but may exist in legacy inventory |
Compared with SN74LS107ADR, SN74LS107AN offers through-hole reliability for hand-soldered repairs, while SN74LS107ANSR delivers identical functionality in production-ready tape-and-reel format - both retain the same 15 ns propagation delay, dual independent clears, and negative-edge triggering essential for legacy timing control.
Availability
SN74LS107ADR is available at Aetrix Electronics and suitable for industrial control sequencing, digital clock division, legacy test equipment state machines, and asynchronous reset synchronization requiring stable component supply and long-term obsolescence management support.
Supply support for SN74LS107ADR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial and automotive qualification.
The SN74LS107ADR belongs to TI's legacy 74LS logic family, engineered for robust 5 V TTL system interfacing in industrial automation, instrumentation, and military-grade equipment from the 1970s–1990s.
FAQ
What is the operating voltage range for SN74LS107ADR?
The SN74LS107ADR requires a tightly regulated 4.75 V to 5.25 V supply. Operation outside this range violates the device's absolute maximum ratings and invalidates all AC and DC specifications-including propagation delay, noise immunity, and output drive capability. It is not compatible with 3.3 V systems, and no level-shifting circuitry is integrated.
Is SN74LS107ADR still in active production?
No-TI lists SN74LS107ADR as OBSOLETE in its official packaging addendum. While limited legacy stock may exist, TI no longer manufactures or warrants new units. For new designs, SN74LS107ANSR (tape-and-reel SOIC) or SN74LS107AN (PDIP) are actively supported alternatives with identical logic behavior.
Does SN74LS107ADR support positive-edge clocking?
No. The SN74LS107ADR is exclusively negative-edge triggered: state changes occur only on the falling edge of the CLK signal. Applying a rising-edge clock will not produce valid outputs. This behavior is inherent to its internal LS TTL gate structure and cannot be modified via external circuitry.
Can SN74LS107ADR replace SN74LS76A in a circuit?
No-SN74LS107ADR and SN74LS76A differ fundamentally: SN74LS76A is a dual J-K master-slave flip-flop with preset and clear, while SN74LS107ADR is edge-triggered with clear only. Their timing diagrams, setup/hold requirements, and internal architectures are incompatible; direct substitution risks metastability or incorrect state transitions.
What is the maximum toggle frequency supported by SN74LS107ADR?
Based on its 15 ns maximum propagation delay (tPLH/tPHL), the SN74LS107ADR supports a theoretical maximum toggle frequency of approximately 33 MHz under ideal conditions (no loading, minimal trace capacitance). Real-world operation in typical PCB layouts with capacitive loads is reliably limited to ≤ 25 MHz to maintain timing margin.
SN74LS107ADR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Master Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 45 MHz
- Max Propagation Delay @ V, Max CL:
- 20ns @ 5V, 15pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Quiescent (Iq):
- 6 mA
- Input Capacitance:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
SN74LS107ADR FAQ
1.How can I place an order for SN74LS107ADR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS107ADR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS107ADR reliable?
The price and inventory of SN74LS107ADR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS107ADR is usually 5 days.
3.What payment methods are accepted for SN74LS107ADR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS107ADR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS107ADR?
SN74LS107ADR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS107ADR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS107ADR?
For technical support, including SN74LS107ADR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS107ADR requirements.
6.How does Aetrix verify that SN74LS107ADR is sourced from the original manufacturer or authorized distributors?
All SN74LS107ADR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS107ADR meets industry standards.
7.What is the process for return or replacement of SN74LS107ADR?
All SN74LS107ADR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS107ADR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS107ADR part is unused and in its original packaging.
Return procedure for SN74LS107ADR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS107ADR Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
