Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments SN74LS109ANE4

Name: SN74LS109ANE4
Brand: Texas Instruments
SKU: SN74LS109ANE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS109ANE4

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: SN74LS109ANE4.pdf

Description:: SN74LS109A DUAL J-K POSITIVE-EDG

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:560

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS109ANE4 from Texas Instruments is a dual positive-edge-triggered J-K flip-flop with individual Set and Clear inputs, 16-pin PDIP package, operating from 0°C to 70°C, and RoHS-compliant NIPDAU lead finish - used in synchronous logic control, state machine sequencing, and clock-domain synchronization in industrial control panels.

For engineers reviewing the SN74LS109ANE4 datasheet, SN74LS109ANE4 pinout, SN74LS109ANE4 application, or SN74LS109ANE4 equivalent, this page delivers verified package mapping, confirmed TTL-compatible input thresholds, propagation delay values, power supply requirements, and direct alternative options for legacy LS logic redesigns.

Technical Context

This device implements two independent edge-triggered J-K bistables in a single IC, each with asynchronous active-low Set (SD̄) and Clear (CD̄) inputs, and complementary Q and Q̄ outputs. It operates strictly within the standard TTL voltage and timing regime.

Input thresholds are defined at V_IL ≤ 0.8 V and V_IH ≥ 2.0 V; typical propagation delays are t_PLH = 15 ns and t_PHL = 15 ns (V_CC = 5 V, R_L = 400 Ω, C_L = 15 pF); maximum clock frequency is 30 MHz under specified load conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74LS (Low-power Schottky TTL), compatible with standard TTL input/output levels and drive capability
Function	Dual J-K flip-flop with separate asynchronous Set/Clear per section - enables independent reset/set without clock dependency
Propagation Delay	15 ns max (t_PLH/t_PHL), defining minimum clock-to-output timing for synchronous state transitions
Supply Voltage	4.75 V to 5.25 V - requires regulated 5 V rail; operation outside this range risks undefined output states
Operating Temperature	0°C to +70°C - rated for commercial-grade environments, not extended or military temperature ranges
Package Type	16-pin Plastic Dual In-line Package (PDIP-N), through-hole mountable with 0.3-inch width and standard DIP footprint

Pinout & Package

SN74LS109ANE4 uses a 16-pin PDIP (N) package with 0.3-inch body width, 0.1-inch pin pitch, and standard DIP mechanical dimensions (L = 506 mm, W = 13.97 mm, T = 11.23 mm).

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4	J, K, Clock, Clear (1st FF)	Inputs for first J-K flip-flop: J1/K1 data, CLK1 edge-trigger, CD̄1 asynchronous clear (active low)
5, 6, 7, 8	Q̄, Q, Set, Ground (1st FF)	Outputs and controls: Q̄1/Q1 complemented outputs, SD̄1 asynchronous set (active low), GND reference
9, 10, 11, 12	J, K, Clock, Clear (2nd FF)	Inputs for second J-K flip-flop: J2/K2 data, CLK2 edge-trigger, CD̄2 asynchronous clear (active low)
13, 14, 15, 16	Q̄, Q, Set, V_CC	Outputs and supplies: Q̄2/Q2 complemented outputs, SD̄2 asynchronous set (active low), V_CC power rail

Key Features

Feature	Design Value
Edge-triggered operation	Positive-edge clocking ensures deterministic state capture on rising CLK transitions, eliminating metastability from level-sensitive latching
Asynchronous Set/Clear	Independent SD̄/CD̄ per flip-flop allows immediate state override without waiting for clock edge - critical for power-up initialization
TTL-compatible I/O	Meets standard TTL voltage thresholds and fan-out (10 LS loads), enabling direct interconnection with 74LS/74S logic families
Complementary outputs	Each section provides both Q and Q̄ outputs, eliminating need for external inverters in toggle or feedback configurations

Applications

Industrial PLC Sequencing	Legacy Test Equipment Control
Use Scenario: Implementing step-indexed state machines in programmable logic controllers for conveyor belt motion control. IC Role / Device Role / Timing Role: Dual J-K flip-flop providing synchronized, clock-gated state transitions with independent reset per process stage. Use Value: Guaranteed setup/hold timing and deterministic edge-triggering ensure reliable cycle-by-cycle advancement without race conditions.	Use Scenario: Generating precise waveform patterns in aging automated test equipment requiring stable TTL-level timing signals. IC Role / Device Role / Timing Role: J-K configuration as a divide-by-2 counter or toggle element feeding downstream logic and analog switches. Use Value: Low propagation delay (15 ns) and complementary outputs simplify clock division and signal inversion without added gates.
Serial-to-Parallel Shift Register Stage	Digital Panel Meter Synchronization
Use Scenario: Capturing serial bitstream bits into parallel latch stages in embedded instrumentation front-ends. IC Role / Device Role / Timing Role: Edge-triggered storage element holding one bit per clock cycle, with asynchronous clear for frame reset. Use Value: Independent SD̄/CD̄ inputs allow full register reset or preset without disturbing other sections of the system.	Use Scenario: Synchronizing display update cycles with measurement acquisition clocks in panel-mounted digital meters. IC Role / Device Role / Timing Role: J-K flip-flop acting as a synchronizer between asynchronous sensor sampling and display refresh domains. Use Value: Positive-edge triggering and TTL noise margin prevent spurious updates during EMI-prone industrial environments.

Industrial PLC Sequencing

Legacy Test Equipment Control

Use Scenario: Implementing step-indexed state machines in programmable logic controllers for conveyor belt motion control.

IC Role / Device Role / Timing Role: Dual J-K flip-flop providing synchronized, clock-gated state transitions with independent reset per process stage.

Use Value: Guaranteed setup/hold timing and deterministic edge-triggering ensure reliable cycle-by-cycle advancement without race conditions.

Use Scenario: Generating precise waveform patterns in aging automated test equipment requiring stable TTL-level timing signals.

IC Role / Device Role / Timing Role: J-K configuration as a divide-by-2 counter or toggle element feeding downstream logic and analog switches.

Use Value: Low propagation delay (15 ns) and complementary outputs simplify clock division and signal inversion without added gates.

Serial-to-Parallel Shift Register Stage

Digital Panel Meter Synchronization

Use Scenario: Capturing serial bitstream bits into parallel latch stages in embedded instrumentation front-ends.

IC Role / Device Role / Timing Role: Edge-triggered storage element holding one bit per clock cycle, with asynchronous clear for frame reset.

Use Value: Independent SD̄/CD̄ inputs allow full register reset or preset without disturbing other sections of the system.

Use Scenario: Synchronizing display update cycles with measurement acquisition clocks in panel-mounted digital meters.

IC Role / Device Role / Timing Role: J-K flip-flop acting as a synchronizer between asynchronous sensor sampling and display refresh domains.

Use Value: Positive-edge triggering and TTL noise margin prevent spurious updates during EMI-prone industrial environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual J-K flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS76AN	Active-low clock enable (EN̄) instead of edge-triggered clock; master-slave architecture with different timing behavior	Used where gated clocking is required rather than strict edge-synchronized state capture	Select SN74LS76AN only when clock enable functionality is needed - not a drop-in replacement for SN74LS109ANE4
SN74LS112AN	Identical dual J-K function but negative-edge triggered; same pinout, same package, same DC specs	Requires inverted clock signal or complementary clock domain; otherwise interchangeable in layout	Choose SN74LS112AN when system clock is naturally inverted or when negative-edge alignment is preferred

Compared with SN74LS109ANE4, SN74LS76AN offers clock gating but lacks edge-trigger precision, while SN74LS112AN matches pinout and function exactly except for clock edge polarity - making it the closest functional alternative for most synchronous designs.

Availability

SN74LS109ANE4 is available at Aetrix Electronics and suitable for industrial control systems, legacy test equipment upgrades, and digital panel meter designs requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS109ANE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive portfolio coverage.

The SN74LS109ANE4 belongs to TI's legacy 74LS logic family, designed specifically for robust, low-power TTL-compatible digital control in commercial-grade equipment where reliability and interoperability with existing LS-based systems are essential.

FAQ

What is the clocking behavior of the SN74LS109ANE4?

The SN74LS109ANE4 is a positive-edge-triggered J-K flip-flop: each section changes state only on the rising edge of its respective clock input (CLK1 or CLK2). Inputs J and K must be stable before and after the specified setup and hold times relative to that edge. This behavior ensures deterministic, glitch-resistant state transitions in synchronous logic designs.

Does the SN74LS109ANE4 support 3.3 V operation?

No, the SN74LS109ANE4 is a 5 V-only TTL device. Its input thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V) and output drive characteristics are specified only for V_CC = 4.75–5.25 V. Operation at 3.3 V will result in undefined logic levels, excessive propagation delay, or failure to switch - use 74LVC or 74AUP series for 3.3 V compatibility.

Can SN74LS109ANE4 replace SN74LS112AN in an existing design?

Not directly: SN74LS109ANE4 is positive-edge triggered, while SN74LS112AN is negative-edge triggered. Swapping them requires inverting the clock signal or redesigning timing constraints. Pinout and DC specs match, but edge polarity mismatch may cause functional failure unless compensated at the system level.

What is the maximum clock frequency supported by SN74LS109ANE4?

The SN74LS109ANE4 supports a maximum clock frequency of 30 MHz under standard test conditions (V_CC = 5 V, R_L = 400 Ω, C_L = 15 pF). At higher frequencies or heavier capacitive loads, timing margins shrink - verify setup/hold and propagation delays against actual board-level signal integrity and loading.

Is SN74LS109ANE4 RoHS compliant?

Yes, SN74LS109ANE4 is RoHS compliant with NIPDAU (nickel/palladium/gold) lead finish. The "E4" suffix explicitly denotes RoHS-compliant packaging per TI's ordering nomenclature, and the device meets EU Directive 2011/65/EU requirements for restricted substances.

SN74LS109ANE4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Bulk

Product Status:: Active

Function:: Set(Preset) and Reset

Type:: JK Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 33 MHz

Max Propagation Delay @ V, Max CL:: 40ns @ 5V, 15pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 400µA, 8mA

Voltage - Supply:: 4.75V ~ 5.25V

Current - Quiescent (Iq):: 8 mA

Input Capacitance:: -

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

SN74LS109ANE4 FAQ

1.How can I place an order for SN74LS109ANE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS109ANE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS109ANE4 reliable?

The price and inventory of SN74LS109ANE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS109ANE4 is usually 5 days.

3.What payment methods are accepted for SN74LS109ANE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS109ANE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS109ANE4?

SN74LS109ANE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS109ANE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS109ANE4?

For technical support, including SN74LS109ANE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS109ANE4 requirements.

6.How does Aetrix verify that SN74LS109ANE4 is sourced from the original manufacturer or authorized distributors?

All SN74LS109ANE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS109ANE4 meets industry standards.

7.What is the process for return or replacement of SN74LS109ANE4?

All SN74LS109ANE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS109ANE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS109ANE4 part is unused and in its original packaging.

Return procedure for SN74LS109ANE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…