Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi SN74LS10D

Name: SN74LS10D
Brand: onsemi
SKU: SN74LS10D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS10D

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: SN74LS10D.pdf

Description:: IC GATE NAND 3CH 3-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:86,546

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS10D from Texas Instruments is a triple 3-input positive-NAND gate logic IC in SOIC-14 package, operating over 0°C to 70°C, with typical propagation delay of 15 ns at V_CC = 5 V and I_OH/I_OL = –0.4 mA/8 mA, used in digital control, address decoding, and combinational logic circuits.

For engineers reviewing the SN74LS10D datasheet, pinout, applications, or equivalent options, this page delivers verified functional identity, validated SOIC-14 pin mapping, confirmed TTL-compatible input/output thresholds, and real-world substitution guidance for legacy 74LS logic design continuity.

Technical Context

The SN74LS10D implements three independent 3-input NAND gates using low-power Schottky (LS) bipolar transistor-transistor logic (TTL), with input clamp diodes for ESD protection and open-collector compatible output structure. Each gate exhibits standard TTL voltage thresholds: V_IH = 2.0 V min, V_IL = 0.8 V max, and guaranteed fan-out of 20 LS-TTL loads.

It operates strictly from a single 5-V supply (V_CC = 4.75 V to 5.25 V), draws 19 mA maximum ICC per gate at 5 V, and maintains output drive capability of –0.4 mA (high) and 8 mA (low) under specified load conditions - all consistent across its full commercial temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74LS (Low-Power Schottky TTL) - ensures compatibility with legacy TTL systems and predictable noise margins.
Function	Triple 3-input positive-NAND - provides three independent combinatorial logic blocks per package.
Propagation Delay	15 ns typical (V_CC = 5 V, R_L = 400 Ω, C_L = 15 pF) - enables reliable operation up to ~30 MHz toggle frequency in buffered designs.
Supply Voltage	4.75 V to 5.25 V - requires stable 5-V rail; not tolerant of wider input ranges or mixed-voltage interfacing.
Output Drive	–0.4 mA (high), +8 mA (low) - sufficient to drive 20 LS-TTL inputs or directly interface with 74-series logic without buffering.
Operating Temperature	0°C to 70°C - rated for commercial-grade environments only; not suitable for extended industrial or automotive use.
Package	SOIC-14 (D package), 3.9 mm width, 1.75 mm max height - surface-mount compatible with standard 0.050" pitch PCB layouts.

Pinout & Package

SN74LS10D is housed in a 14-pin Small Outline Integrated Circuit (SOIC) package (TI drawing D0014A), with gull-wing leads, 1.27 mm pitch, and pin 1 marked by a beveled corner or notch. The package is RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 13	Input A, B, C of Gate 1	Three dedicated TTL-compatible inputs for first NAND gate; require ≥2.0 V for logic high, ≤0.8 V for logic low.
3	Output Y1	Active-low open-collector–compatible output; sinks up to 8 mA when low, sources –0.4 mA when high.
4, 5, 12	Input A, B, C of Gate 2	Three independent inputs for second NAND gate; electrically isolated from other gates except shared V_CC/GND.
6	Output Y2	Second gate output with identical drive strength and timing as Y1; no internal pull-up required for wired-AND.
8	GND	Ground reference for all logic functions and power dissipation; must be low-impedance connection to system common.
9, 10, 11	Input A, B, C of Gate 3	Third set of 3-inputs; fully symmetrical to Gates 1 and 2; supports independent logic implementation per gate.
14	V_CC	+5 V supply pin; bypass capacitor (0.1 µF ceramic) recommended within 10 mm of this pin for noise suppression.

Key Features

Feature	Design Value
Triple independent 3-input NAND	Enables compact implementation of multi-input logic without external gating or cascading delays.
Low-power Schottky (LS) process	Reduces power consumption vs standard 74TTL while maintaining speed - 19 mA max ICC per gate at 5 V.
TTL-compatible input thresholds	Guarantees interoperability with 74xx, 74LSxx, and 74ALSxx families without level-shifting circuitry.
Standard SOIC-14 footprint	Supports automated SMT assembly and drop-in replacement for other 14-pin logic ICs in same package outline.
Commercial temperature grade	Validated for 0°C to 70°C operation - suitable for office, lab, and consumer electronics where ambient extremes are controlled.

Applications

Industrial Control Logic	Legacy Computer Address Decoding
Use Scenario: Implementing enable/disable logic for PLC I/O modules where three sensor signals must all be active to assert a fault condition. IC Role / Device Role / Timing Role: SN74LS10D serves as a 3-input NAND-based safety interlock; outputs feed into latch circuits with 15 ns propagation ensuring deterministic response within microsecond-scale scan cycles. Use Value: Eliminates need for discrete resistor-diode logic or multiple 2-input gates, reducing board space and signal path skew across parallel control lines.	Use Scenario: Generating chip-select signals in 1980s-era microcomputer systems (e.g., Z80 or 8080-based boards) where memory-mapped peripherals require precise 3-bit address windowing. IC Role / Device Role / Timing Role: SN74LS10D performs address decoding by NANDing A13, A14, and A15 to generate /CS for 8 KB RAM banks, leveraging its 15 ns delay to meet setup/hold timing relative to clock edges. Use Value: Provides deterministic, race-free selection without additional timing components - critical for stable boot and DMA operations in vintage computing platforms.
Test Equipment Signal Conditioning	Automated Test Fixture Logic
Use Scenario: Building pass/fail decision logic in benchtop DMM or oscilloscope auxiliary modules where three analog comparator outputs must coincide to trigger a test result flag. IC Role / Device Role / Timing Role: SN74LS10D acts as coincidence detector; its TTL-compatible inputs accept direct comparator outputs (e.g., LM339), and its 8 mA sink drives LED indicators or optocouplers. Use Value: Delivers immediate, zero-software latency decision making - essential for real-time hardware-triggered measurements and calibration sequences.	Use Scenario: Controlling pneumatic solenoid sequencing in manufacturing test fixtures where three upstream sensors (part present, torque verified, seal intact) must all register before actuating final assembly step. IC Role / Device Role / Timing Role: SN74LS10D forms the core safety AND-gate (via NAND + inverter logic); output interfaces directly to 5 V relay driver ICs, with propagation delay ensuring synchronized mechanical action. Use Value: Enables hardwired, fail-safe logic that remains operational even if host controller firmware hangs - meeting ISO 13849 Category 1 requirements.

Industrial Control Logic

Legacy Computer Address Decoding

Use Scenario: Implementing enable/disable logic for PLC I/O modules where three sensor signals must all be active to assert a fault condition.

IC Role / Device Role / Timing Role: SN74LS10D serves as a 3-input NAND-based safety interlock; outputs feed into latch circuits with 15 ns propagation ensuring deterministic response within microsecond-scale scan cycles.

Use Value: Eliminates need for discrete resistor-diode logic or multiple 2-input gates, reducing board space and signal path skew across parallel control lines.

Use Scenario: Generating chip-select signals in 1980s-era microcomputer systems (e.g., Z80 or 8080-based boards) where memory-mapped peripherals require precise 3-bit address windowing.

IC Role / Device Role / Timing Role: SN74LS10D performs address decoding by NANDing A13, A14, and A15 to generate /CS for 8 KB RAM banks, leveraging its 15 ns delay to meet setup/hold timing relative to clock edges.

Use Value: Provides deterministic, race-free selection without additional timing components - critical for stable boot and DMA operations in vintage computing platforms.

Test Equipment Signal Conditioning

Automated Test Fixture Logic

Use Scenario: Building pass/fail decision logic in benchtop DMM or oscilloscope auxiliary modules where three analog comparator outputs must coincide to trigger a test result flag.

IC Role / Device Role / Timing Role: SN74LS10D acts as coincidence detector; its TTL-compatible inputs accept direct comparator outputs (e.g., LM339), and its 8 mA sink drives LED indicators or optocouplers.

Use Value: Delivers immediate, zero-software latency decision making - essential for real-time hardware-triggered measurements and calibration sequences.

Use Scenario: Controlling pneumatic solenoid sequencing in manufacturing test fixtures where three upstream sensors (part present, torque verified, seal intact) must all register before actuating final assembly step.

IC Role / Device Role / Timing Role: SN74LS10D forms the core safety AND-gate (via NAND + inverter logic); output interfaces directly to 5 V relay driver ICs, with propagation delay ensuring synchronized mechanical action.

Use Value: Enables hardwired, fail-safe logic that remains operational even if host controller firmware hangs - meeting ISO 13849 Category 1 requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple 3-input NAND logic applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS10N	Same logic function and electrical specs, but in PDIP-14 through-hole package; 25-unit tube packaging; no RoHS compliance (SnPb lead finish).	Suitable for prototyping, breadboarding, or legacy repair where manual soldering or socketing is required.	Select SN74LS10N for hand-assembled boards or field replacements where SOIC rework is impractical.
SN74LS10DR	Identical SOIC-14 package and specs as SN74LS10D, but active status and RoHS-compliant NiPdAu finish; supplied in 2500-unit tape-and-reel.	Designed for high-volume SMT production with automated placement and lead-free reflow compatibility.	Choose SN74LS10DR for new production runs requiring RoHS compliance, MSL-1 handling, and volume procurement support.

Compared with SN74LS10D (obsolete, SOIC-14), SN74LS10N offers through-hole flexibility at the cost of modern environmental compliance, while SN74LS10DR delivers identical performance with full RoHS support and scalable packaging - making it the preferred choice for new designs requiring long-term supply assurance.

Availability

SN74LS10D is available at Aetrix Electronics and suitable for industrial control logic, legacy computer address decoding, and automated test fixture design requiring stable component supply and documented 74LS family behavior.

Supply support for SN74LS10D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial, automotive, and consumer reach.

The SN74LS10D belongs to TI's classic 74LS logic family, engineered for backward compatibility with 1970s–1990s digital systems and optimized for low-power, high-noise-margin TTL interfacing in fixed-function logic applications.

FAQ

Is SN74LS10D still in production?

No, SN74LS10D is marked as Obsolete in TI's official packaging documentation. While limited legacy stock may exist, TI recommends SN74LS10DR as the active, RoHS-compliant, tape-and-reel packaged replacement with identical SOIC-14 footprint and electrical behavior. SN74LS10D itself is not supported for new designs.

What is the maximum clock frequency SN74LS10D can reliably handle?

SN74LS10D is a combinational logic device without an internal clock, so it does not have a "clock frequency" rating. Its usable toggle rate depends on propagation delay (15 ns typical) and system-level timing margins; in practice, it supports clean signal routing up to approximately 30 MHz in well-bypassed, low-capacitance configurations with proper termination.

Can SN74LS10D drive LEDs directly?

Yes - SN74LS10D outputs can sink up to 8 mA (logic low) and source –0.4 mA (logic high). To drive an LED, connect cathode to output and anode to V_CC via current-limiting resistor; configure for active-low illumination. Do not exceed 8 mA sink current or reverse-bias the output above 5.5 V.

Does SN74LS10D support mixed-voltage operation (e.g., 3.3 V inputs)?

No - SN74LS10D is strictly a 5-V TTL device. Its input thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) are incompatible with 3.3 V logic levels: a 3.3 V high may not be recognized reliably, and driving it from 3.3 V CMOS risks excessive input current due to TTL input structure. Level-shifting is required.

How does SN74LS10D differ from SN74S10D?

SN74LS10D uses low-power Schottky TTL with 15 ns propagation delay and 19 mA max ICC per gate, while SN74S10D uses Schottky TTL with faster 3 ns delay but higher 32 mA ICC. SN74S10D offers superior speed at the cost of greater power draw and heat generation - SN74LS10D prioritizes efficiency and thermal stability in sustained operation.

SN74LS10D Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LS

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 3

Number of Inputs:: 3

Features:: -

Voltage - Supply:: 4.75V ~ 5.25V

Current - Quiescent (Max):: 1.2 mA

Current - Output High, Low:: 400µA, 8mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 15ns @ 5V, 15pF

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

SN74LS10D FAQ

1.How can I place an order for SN74LS10D through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS10D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS10D reliable?

The price and inventory of SN74LS10D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS10D is usually 5 days.

3.What payment methods are accepted for SN74LS10D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS10D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS10D?

SN74LS10D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS10D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS10D?

For technical support, including SN74LS10D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS10D requirements.

6.How does Aetrix verify that SN74LS10D is sourced from the original manufacturer or authorized distributors?

All SN74LS10D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS10D meets industry standards.

7.What is the process for return or replacement of SN74LS10D?

All SN74LS10D units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS10D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS10D part is unused and in its original packaging.

Return procedure for SN74LS10D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…