Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi SN74LS10N

Name: SN74LS10N
Brand: onsemi
SKU: SN74LS10N
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS10N

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: SN74LS10N.pdf

Description:: IC GATE NAND 3CH 3-INP 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:13,557

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS10N from Texas Instruments is a triple 3-input positive-NAND gate logic IC in a 14-pin PDIP package, operating over 0°C to 70°C, with typical propagation delay of 15 ns at V_CC = 5 V and I_OH/I_OL = –0.4 mA/8 mA, used in digital control sequencing and combinational logic interfacing.

For engineers reviewing the SN74LS10N datasheet, pinout, applications, or equivalent options, this page delivers verified functional identity, validated pin assignments, confirmed TTL-compatible electrical behavior, and real-world implementation context for legacy system maintenance and industrial logic design.

Technical Context

The SN74LS10N implements three independent 3-input NAND gates using low-power Schottky (LS) bipolar transistor-transistor logic (TTL), delivering standardized voltage thresholds (V_IH = 2.0 V min, V_IL = 0.8 V max) and compatible output drive capability (I_OH = –0.4 mA, I_OL = 8 mA) for direct interface with other 74LS-series devices.

It requires a single 5-V supply, draws 19 mA maximum ICC per gate under switching conditions, and maintains guaranteed noise margins (V_NH = 0.4 V, V_NL = 0.4 V) across its full commercial temperature range without derating.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74LS TTL - ensures interoperability with standard LS-series logic and predictable fanout (20 LS loads).
Propagation Delay	15 ns max (t_PLH/t_PHL) - enables reliable operation up to ~30 MHz in short-path combinatorial networks.
Supply Voltage	4.75 V to 5.25 V - matches standard TTL power rail tolerances and avoids level-shifting in mixed-logic systems.
Output Drive	I_OL = 8 mA / I_OH = –0.4 mA - sufficient to directly drive LEDs, relays, or subsequent LS inputs without external buffers.
Operating Temperature	0°C to 70°C - certified for commercial-grade embedded controllers, test equipment, and industrial panel interfaces.
Input Thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V - provides robust noise immunity against EMI in noisy factory-floor environments.

Pinout & Package

SN74LS10N is housed in a 14-pin plastic dual in-line package (PDIP-N), 0.300-inch wide, with 0.100-inch lead pitch and through-hole mounting compatibility.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 13	Input A, B, C of Gate 1	Three independent logic inputs accepting standard TTL voltage levels for first NAND gate.
3	Output Y1	Active-low NAND output; sinks 8 mA or sources 0.4 mA into LS-compatible loads.
4, 5, 12	Input A, B, C of Gate 2	Three dedicated inputs for second NAND gate; electrically isolated from Gate 1.
6	Output Y2	Second independent NAND output; identical DC/AC specs to Y1.
8, 9, 10	Input A, B, C of Gate 3	Third set of 3-input terminals; supports asynchronous logic partitioning within one IC.
11	Output Y3	Third NAND output; enables compact implementation of 3-way decision logic or enable decoding.
7	GND	Ground reference for all internal transistors and input/output circuits; must be low-impedance.
14	V_CC	+5 V supply connection; decoupling capacitor (0.1 µF) required adjacent to pin for noise suppression.

Key Features

Feature	Design Value
Triple independent 3-input NAND	Reduces board space vs. discrete gate arrays; eliminates inter-gate routing delays in synchronous logic blocks.
Low-power Schottky (LS) process	19 mA max ICC per gate - cuts thermal load in dense logic assemblies and extends reliability in unventilated enclosures.
TTL-compatible input/output levels	Direct drop-in replacement for 7400-series NANDs without level translation or pull-up resistors.
Guaranteed AC timing at 5 V	15 ns max propagation delay - supports deterministic timing analysis in critical control state machines.
Commercial temperature grade	0°C to 70°C operation - qualified for use in programmable logic controllers, instrumentation front-ends, and lab equipment.

Applications

Industrial Control Sequencing	Legacy System Logic Repair
Use Scenario: Implementing safety interlock logic in PLC I/O modules where three sensor inputs must all be active before enabling an actuator. IC Role / Device Role / Timing Role: SN74LS10N serves as the core NAND-based enable gate, combining three independent hardware signals into a single validated output with sub-20 ns latency. Use Value: Eliminates need for microcontroller polling or software-based validation, ensuring fail-safe response under power interruption or firmware crash.	Use Scenario: Replacing obsolete 7400-series NAND ICs on aging test equipment motherboards where original parts are no longer available. IC Role / Device Role / Timing Role: SN74LS10N functions as a direct functional and pinout-compatible upgrade, preserving existing PCB layout and signal integrity. Use Value: Restores full functionality without redesign; leverages LS family's lower power and improved noise margin versus original 7400.
Digital Panel Interface Decoding	Combinatorial Address Selection
Use Scenario: Generating enable signals for segmented LED displays or pushbutton matrix scanners in industrial HMI panels. IC Role / Device Role / Timing Role: SN74LS10N performs 3-input address decoding to activate specific display segments or row/column drivers based on parallel control lines. Use Value: Provides deterministic, zero-software-latency activation with TTL-level compatibility to microcontroller GPIO outputs.	Use Scenario: Selecting memory-mapped peripherals in 8-bit microprocessor systems (e.g., Z80 or 8085) using address bus bits A0–A2. IC Role / Device Role / Timing Role: SN74LS10N acts as a 3-input address decoder, asserting chip-select for peripheral ICs only when exact address pattern matches. Use Value: Enables precise memory-mapped I/O allocation without requiring external PLD or FPGA resources.

Industrial Control Sequencing

Legacy System Logic Repair

Use Scenario: Implementing safety interlock logic in PLC I/O modules where three sensor inputs must all be active before enabling an actuator.

IC Role / Device Role / Timing Role: SN74LS10N serves as the core NAND-based enable gate, combining three independent hardware signals into a single validated output with sub-20 ns latency.

Use Value: Eliminates need for microcontroller polling or software-based validation, ensuring fail-safe response under power interruption or firmware crash.

Use Scenario: Replacing obsolete 7400-series NAND ICs on aging test equipment motherboards where original parts are no longer available.

IC Role / Device Role / Timing Role: SN74LS10N functions as a direct functional and pinout-compatible upgrade, preserving existing PCB layout and signal integrity.

Use Value: Restores full functionality without redesign; leverages LS family's lower power and improved noise margin versus original 7400.

Digital Panel Interface Decoding

Combinatorial Address Selection

Use Scenario: Generating enable signals for segmented LED displays or pushbutton matrix scanners in industrial HMI panels.

IC Role / Device Role / Timing Role: SN74LS10N performs 3-input address decoding to activate specific display segments or row/column drivers based on parallel control lines.

Use Value: Provides deterministic, zero-software-latency activation with TTL-level compatibility to microcontroller GPIO outputs.

Use Scenario: Selecting memory-mapped peripherals in 8-bit microprocessor systems (e.g., Z80 or 8085) using address bus bits A0–A2.

IC Role / Device Role / Timing Role: SN74LS10N acts as a 3-input address decoder, asserting chip-select for peripheral ICs only when exact address pattern matches.

Use Value: Enables precise memory-mapped I/O allocation without requiring external PLD or FPGA resources.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple 3-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS00N	Quad 2-input NAND; different input count and gate count per package.	Requires two gates cascaded to emulate 3-input function; increases propagation delay by ~15 ns.	Choose only if board layout allows gate reuse and timing budget permits added delay.
SN74LS11N	Triple 3-input AND gate; complementary logic function requiring external inversion.	Needs additional inverter stage (e.g., SN74LS04) to replicate NAND behavior, increasing component count.	Select when AND-based logic synthesis is preferred and inverter availability is guaranteed.

Compared with SN74LS00N and SN74LS11N, the SN74LS10N delivers native 3-input NAND functionality in a single IC, minimizing propagation delay, reducing component count, and simplifying timing closure in fixed-function digital systems.

Availability

SN74LS10N is available at Aetrix Electronics and suitable for industrial control sequencing, legacy system logic repair, and digital panel interface decoding requiring stable component supply across long-lifecycle programs.

Supply support for SN74LS10N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive qualification.

The SN74LS10N belongs to TI's legacy 74LS logic family, designed specifically for high-reliability, low-power digital control in commercial-grade instrumentation, automation, and repair applications.

FAQ

What is the maximum propagation delay specification for SN74LS10N?

The SN74LS10N has a maximum propagation delay of 15 ns (t_PLH and t_PHL) under standard test conditions (V_CC = 5 V, T_A = 25°C, R_L = 2 kΩ, C_L = 15 pF). This value is guaranteed across the full 0°C to 70°C operating range and defines the worst-case timing for synchronous logic design using SN74LS10N.

Can SN74LS10N be used as a direct replacement for SN7400N in existing designs?

Yes, SN74LS10N can replace SN7400N in many cases, but only where 3-input NAND functionality is required and pin compatibility is verified. SN7400N is a quad 2-input NAND, while SN74LS10N is a triple 3-input NAND - they differ in gate count, input count, and pin mapping. Direct substitution is not possible without circuit redesign; however, SN74LS10N offers superior speed and lower power than SN7400N when implementing 3-input logic functions.

Does SN74LS10N support mixed-voltage interfacing with 3.3-V logic families?

No, SN74LS10N does not support reliable mixed-voltage interfacing with 3.3-V logic. Its input high threshold (V_IH = 2.0 V min) may accept 3.3-V logic highs, but its 5-V-only output swing (0 V / ~3.4 V) exceeds 3.3-V input absolute maximum ratings and risks damaging downstream CMOS inputs. Level-shifting circuitry is required for safe interfacing with 3.3-V systems using SN74LS10N.

What is the recommended decoupling strategy for SN74LS10N in high-noise environments?

For SN74LS10N, place a 0.1 µF ceramic capacitor between V_CC (pin 14) and GND (pin 7) as close as possible to the IC body - ideally within 5 mm. In high-noise industrial settings, add a bulk 10 µF tantalum capacitor near the power entry point of the board. This dual-stage decoupling suppresses both high-frequency switching noise and low-frequency supply sag, ensuring stable SN74LS10N operation during rapid output transitions.

Is SN74LS10N RoHS compliant?

Yes, SN74LS10N is RoHS compliant, as confirmed in TI's official packaging documentation. It features NiPdAu (NIPDAU) lead finish and meets EU Directive 2011/65/EU requirements. The "Yes" RoHS designation applies to all currently active SN74LS10N orderable variants, including SN74LS10N and SN74LS10N.A, with no exemptions claimed.

SN74LS10N Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LS

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 3

Number of Inputs:: 3

Features:: -

Voltage - Supply:: 4.75V ~ 5.25V

Current - Quiescent (Max):: -

Current - Output High, Low:: 400µA, 8mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 15ns @ 5V, 15pF

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-PDIP

SN74LS10N FAQ

1.How can I place an order for SN74LS10N through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS10N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS10N reliable?

The price and inventory of SN74LS10N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS10N is usually 5 days.

3.What payment methods are accepted for SN74LS10N?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS10N transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS10N?

SN74LS10N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS10N order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS10N?

For technical support, including SN74LS10N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS10N requirements.

6.How does Aetrix verify that SN74LS10N is sourced from the original manufacturer or authorized distributors?

All SN74LS10N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS10N meets industry standards.

7.What is the process for return or replacement of SN74LS10N?

All SN74LS10N units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS10N, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS10N part is unused and in its original packaging.

Return procedure for SN74LS10N:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…