My Inquiry
My Account
Texas Instruments SN74LS112ADRE4
- Part No.:
- SN74LS112ADRE4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS112ADRE4.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,603
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS112ADRE4 from Texas Instruments is a dual J-K negative-edge-triggered flip-flop with individual Set and Reset inputs, operating across 0°C to 70°C, featuring 16-pin SOIC packaging, propagation delay of 15 ns (max) at VCC = 5 V, and compatible with standard TTL logic levels - used in synchronous counters and state-machine control circuits.
For engineers reviewing the SN74LS112ADRE4 datasheet, SN74LS112ADRE4 pinout, SN74LS112ADRE4 application, or SN74LS112ADRE4 equivalent, key selection considerations include edge-triggering polarity, independent asynchronous control per section, DC supply tolerance, output drive capability, and compatibility with legacy LS-TTL system backplanes.
Technical Context
This device implements two independent J-K bistables in a single 16-pin SOIC package, each with separate J, K, Clock, Set, and Reset terminals. Each section operates on the falling edge of the clock signal and supports asynchronous active-low Set and Reset with priority over clocked inputs.
It adheres to standard LS-TTL electrical specifications: VIH = 2.0 V (min), VIL = 0.8 V (max), IOH = –0.4 mA (max), IOL = 8 mA (min) at VCC = 5 V. No internal pull-ups or Schmitt-trigger inputs are present; all inputs require defined logic states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | LS-TTL - ensures interoperability with 74LS-series components and predictable noise margins in mixed-logic systems. |
| Function | Dual J-K negative-edge-triggered flip-flop - enables synchronous data latching and state sequencing with precise clock-edge timing control. |
| Propagation Delay | 15 ns (max) at VCC = 5 V - defines maximum clock-to-output timing for critical path analysis in sequential logic design. |
| Supply Voltage | 4.75 V to 5.25 V - requires regulated 5 V rail; operation outside this range risks undefined output states or latch-up. |
| Operating Temperature | 0°C to 70°C - rated for commercial-grade environments only; not qualified for extended industrial or military temperature ranges. |
| Output Drive | IOL = 8 mA (min), IOH = –0.4 mA (max) - supports direct fan-out to up to 20 standard TTL inputs without buffering. |
| Package | SOIC (D) with 16 pins - surface-mount footprint compatible with automated assembly and IPC-7351 land pattern NS0016A. |
Pinout & Package
SN74LS112ADRE4 uses a 16-pin Small Outline Integrated Circuit (SOIC) package (drawing D), 7.5 mm wide, 10.3 mm long, 2.00 mm max height, with gull-wing leads and pin 1 marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1CLR̅ (Active-Low Clear) | Asynchronous reset for first flip-flop; forces Q1 = 0, Q1̅ = 1 regardless of clock or J/K state. |
| 2 | 1CLK | Clock input for first flip-flop; triggers state change on falling edge only. |
| 3 | 1J | Data input controlling set behavior for first flip-flop when CLK falls. |
| 4 | 1K | Data input controlling reset behavior for first flip-flop when CLK falls. |
| 5 | 1SET̅ (Active-Low Set) | Asynchronous set for first flip-flop; forces Q1 = 1, Q1̅ = 0 regardless of clock or J/K state. |
| 6 | 1Q | True output of first flip-flop; follows J-K logic after each valid clock edge. |
| 7 | 1Q̅ | Complement output of first flip-flop; always inverse of 1Q under normal operation. |
| 8 | GND | Power ground reference for all internal circuitry and I/O signals. |
| 9 | 2Q̅ | Complement output of second flip-flop; always inverse of 2Q under normal operation. |
| 10 | 2Q | True output of second flip-flop; follows J-K logic after each valid clock edge. |
| 11 | 2SET̅ (Active-Low Set) | Asynchronous set for second flip-flop; forces Q2 = 1, Q2̅ = 0 regardless of clock or J/K state. |
| 12 | 2K | Data input controlling reset behavior for second flip-flop when CLK falls. |
| 13 | 2J | Data input controlling set behavior for second flip-flop when CLK falls. |
| 14 | 2CLK | Clock input for second flip-flop; triggers state change on falling edge only. |
| 15 | 2CLR̅ (Active-Low Clear) | Asynchronous reset for second flip-flop; forces Q2 = 0, Q2̅ = 1 regardless of clock or J/K state. |
| 16 | VCC | +5 V power supply input; must be decoupled locally with 0.1 µF ceramic capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Independent asynchronous controls | Each flip-flop has dedicated Set and Reset inputs, enabling selective initialization without affecting the other section. |
| Negative-edge clock triggering | State transitions occur only on clock falling edges, eliminating race conditions in cascaded counter stages. |
| Standard LS-TTL compatibility | Full voltage- and current-level interoperability with 74LSxx family devices simplifies integration into legacy digital systems. |
| High noise immunity | Input thresholds (VIL = 0.8 V, VIH = 2.0 V) provide ≥0.4 V noise margin under nominal 5 V supply conditions. |
| Low-power TTL performance | Typical ICC = 19 mA at 5 V enables use in power-constrained boards where 74S-series alternatives would exceed thermal limits. |
Applications
| Binary Counter Stage | Shift Register Control |
|---|---|
|
Use Scenario: Used as stage 0 and stage 1 in a 4-bit synchronous binary counter driven by a common clock source. IC Role / Device Role / Timing Role: Dual J-K flip-flop providing toggle (J=K=1) and hold (J=K=0) functions synchronized to system clock edges. Use Value: Enables deterministic modulo-16 counting with no metastability risk due to guaranteed negative-edge sampling and independent reset control per bit. |
Use Scenario: Controls parallel-load and shift-enable sequencing in a 4-bit universal shift register. IC Role / Device Role / Timing Role: Provides clocked storage for mode-select bits that determine register function (shift left/right, load, hold). Use Value: Ensures glitch-free mode transitions via asynchronous Set/Reset, preventing invalid intermediate states during reconfiguration. |
| State-Machine Register | Glitch-Free Toggle Generator |
|
Use Scenario: Stores current state in a 3-state traffic light controller with pedestrian override logic. IC Role / Device Role / Timing Role: Holds encoded state (e.g., Red=00, Yellow=01, Green=10) updated synchronously on clock edges. Use Value: Supports safe state transitions using J-K excitation equations, with hardware reset forcing "Red" on power-up or fault detection. |
Use Scenario: Generates clean 50% duty-cycle square wave from a single input clock using toggle configuration (J=K=1). IC Role / Device Role / Timing Role: Functions as a divide-by-2 frequency divider with precisely timed falling-edge output transitions. Use Value: Delivers jitter-controlled output with 15 ns max propagation skew between Q and Q̅, suitable for clock domain crossing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS112AN | Same logic function and pinout, but in 16-pin PDIP package with through-hole mounting and identical 0°C to 70°C rating. | Suitable for prototyping, breadboarding, or legacy through-hole PCBs; lacks tape-and-reel packaging for SMT lines. | Select SN74LS112AN when manual assembly or socket-based testing is required; SN74LS112ADRE4 is preferred for automated production. |
| SN74LS112ANSR | Identical SOIC functionality and timing, but in SOP (NS) package with wider body (8.1 mm vs. 7.5 mm) and different tape/reel specs (2000 pcs vs. 2500 pcs). | Compatible with same land pattern family but requires board-level validation due to dimensional variance in lead pitch and body width. | Choose SN74LS112ANSR only if existing SOP feeders or legacy tooling mandate NS package; otherwise SN74LS112ADRE4 offers tighter footprint control. |
Compared with SN74LS112AN and SN74LS112ANSR, SN74LS112ADRE4 provides optimized surface-mount manufacturability via industry-standard SOIC-D tape-and-reel packaging, verified 2500-unit reels, and JEDEC Level-1 moisture sensitivity - reducing assembly line changeover time and eliminating through-hole rework risk.
Availability
SN74LS112ADRE4 is available at Aetrix Electronics and suitable for industrial control panels, test equipment interfaces, and legacy system upgrades requiring stable component supply and long-term obsolescence mitigation.
Supply support for SN74LS112ADRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and communications portfolio coverage.
The SN74LS112ADRE4 belongs to TI's legacy 74LS logic family, designed specifically for backward-compatible replacement in systems originally built with 74LS112A - preserving timing, voltage, and drive characteristics while supporting modern SMT assembly.
FAQ
What is the maximum clock frequency supported by SN74LS112ADRE4?
The SN74LS112ADRE4 does not specify a maximum clock frequency in its datasheet; instead, it guarantees a maximum propagation delay of 15 ns (tPLH/tPHL) at VCC = 5 V and CL = 15 pF. This implies reliable operation up to approximately 33 MHz in ideal conditions, though practical system-level timing margins and setup/hold requirements typically limit use to ≤20 MHz in synchronous designs. The SN74LS112ADRE4 relies on external clock edge integrity rather than internal frequency limits.
Does SN74LS112ADRE4 support 3.3 V operation?
No, SN74LS112ADRE4 is strictly a 5 V-only device with a specified supply range of 4.75 V to 5.25 V. Its input thresholds (VIH = 2.0 V min, VIL = 0.8 V max) and output drive levels are optimized for 5 V TTL compatibility. Applying 3.3 V to VCC will result in undefined logic states, weak outputs, or failure to toggle. For 3.3 V systems, consider TI's 74LVC112 or 74AUP1G74 families instead of SN74LS112ADRE4.
Can SN74LS112ADRE4 replace SN74LS112ADR in a design?
Yes, SN74LS112ADRE4 is a RoHS-compliant, enhanced-reliability variant of SN74LS112ADR with identical electrical specifications, pinout, and SOIC-D package. The "E4" suffix denotes TI's green packaging standard (NiPdAu lead finish, Level-1 MSL rating), making SN74LS112ADRE4 a direct drop-in replacement for SN74LS112ADR in new designs and rework scenarios without layout or firmware changes.
What is the purpose of the separate Set and Reset inputs on SN74LS112ADRE4?
The SN74LS112ADRE4 provides independent active-low Set (SET̅) and Clear (CLR̅) inputs for each flip-flop section, allowing asynchronous initialization without waiting for a clock edge. This enables immediate state forcing - e.g., resetting a counter to zero or setting a control flag - even while the clock is inactive or unstable. These inputs take priority over J, K, and clock signals, ensuring deterministic startup and fault recovery in the SN74LS112ADRE4.
Is SN74LS112ADRE4 suitable for automotive applications?
No, SN74LS112ADRE4 is rated for 0°C to 70°C operation and carries no AEC-Q200 qualification. It lacks extended temperature range, enhanced ESD protection, or automotive-specific reliability testing. For automotive use, TI offers the SN74LV112A (–40°C to 125°C, LV-CMOS) or SN74AHCT112 (industrial temp, TTL-compatible) - neither of which are functional equivalents to SN74LS112ADRE4 in terms of voltage, timing, or legacy compatibility.
SN74LS112ADRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 45 MHz
- Max Propagation Delay @ V, Max CL:
- 20ns @ 5V, 15pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Quiescent (Iq):
- 6 mA
- Input Capacitance:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74LS112ADRE4 FAQ
1.How can I place an order for SN74LS112ADRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS112ADRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS112ADRE4 reliable?
The price and inventory of SN74LS112ADRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS112ADRE4 is usually 5 days.
3.What payment methods are accepted for SN74LS112ADRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS112ADRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS112ADRE4?
SN74LS112ADRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS112ADRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS112ADRE4?
For technical support, including SN74LS112ADRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS112ADRE4 requirements.
6.How does Aetrix verify that SN74LS112ADRE4 is sourced from the original manufacturer or authorized distributors?
All SN74LS112ADRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS112ADRE4 meets industry standards.
7.What is the process for return or replacement of SN74LS112ADRE4?
All SN74LS112ADRE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS112ADRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS112ADRE4 part is unused and in its original packaging.
Return procedure for SN74LS112ADRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS112ADRE4 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
