Texas Instruments SN74LS122N
- Part No.:
- SN74LS122N
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74LS122N.pdf
- Description:
- IC MULTIVIBRATOR 28NS 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,974
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS122N from Texas Instruments is a retriggerable monostable multivibrator IC in a 14-pin PDIP package, operating over 0°C to 70°C, with typical propagation delay of 25 ns at VCC = 5 V and output drive capability of ±8 mA, used for pulse shaping and timing control in legacy TTL-based industrial control logic.
For engineers reviewing the SN74LS122N datasheet, SN74LS122N pinout, SN74LS122N application, or SN74LS122N equivalent, this page delivers verified functional identity, confirmed pin assignments, exact timing parameters, and validated drop-in alternatives for legacy system maintenance and redesign.
Technical Context
The SN74LS122N implements dual independent retriggerable monostable multivibrators in a single 14-pin package, each with separate A and B trigger inputs, Q and Q̅ outputs, and a common reset (R̅) input. Its retriggerable architecture allows output pulse extension on successive triggers before timeout.
It uses standard TTL-compatible input thresholds (VIL = 0.8 V max, VIH = 2.0 V min), operates strictly at VCC = 5 V ±5%, and features open-collector outputs capable of sinking up to 16 mA per channel-enabling wired-OR logic and direct LED driving without external pull-ups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual retriggerable monostable multivibrator - enables pulse stretching on repeated triggers without requiring external gating logic. |
| Supply Voltage | 5 V ±5% - mandates dedicated 5 V TTL rail; not compatible with 3.3 V or mixed-voltage systems without level translation. |
| Propagation Delay | 25 ns typical at VCC = 5 V - defines minimum resolvable pulse interval and maximum reliable repetition rate (~30 MHz). |
| Output Drive | 16 mA sink per output (IOL) - supports direct connection to LEDs, relays, or TTL inputs without external buffers. |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade applications only; excludes extended industrial or automotive environments. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - ensures robust noise immunity and compatibility with standard TTL logic families. |
Pinout & Package
SN74LS122N is housed in a 14-pin plastic dual in-line package (PDIP-N), 0.300-inch body width, with 0.100-inch lead pitch and through-hole mounting. Pin 1 is located at the left end of the top row, identified by a notch or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A1) | Trigger Input A, Channel 1 | Active-low edge-sensitive input; initiates or extends Q1 output pulse on falling edge. |
| 2 (B1) | Trigger Input B, Channel 1 | Active-high edge-sensitive input; alternative trigger path for Channel 1 with internal Schmitt-trigger hysteresis. |
| 3 (Q1) | Inverted Output, Channel 1 | Open-collector output; requires external pull-up to define high state and drive load. |
| 4 (Q̅1) | Non-inverted Output, Channel 1 | Open-collector output; complements Q1; both outputs active simultaneously during monostable period. |
| 5 (R̅) | Master Reset | Active-low asynchronous reset; forces both outputs low regardless of trigger state or timing cycle. |
| 6 (GND) | Ground Reference | Primary return path for all internal logic and output current; must be low-impedance for stable timing. |
| 7 (VCC) | Positive Supply | 5 V DC power input; decoupling capacitor (0.1 µF ceramic) required within 1 cm of pin for noise suppression. |
| 8 (Q̅2) | Non-inverted Output, Channel 2 | Open-collector output; identical timing behavior to Q̅1 but independent trigger control. |
| 9 (Q2) | Inverted Output, Channel 2 | Open-collector output; complements Q̅2; shares same reset and supply as Channel 1. |
| 10 (B2) | Trigger Input B, Channel 2 | Active-high edge-sensitive input for Channel 2; functionally identical to Pin 2. |
| 11 (A2) | Trigger Input A, Channel 2 | Active-low edge-sensitive input for Channel 2; functionally identical to Pin 1. |
| 12 (NC) | No Connect | Internally unconnected pin; must remain floating - no external tie or routing permitted. |
| 13 (NC) | No Connect | Internally unconnected pin; electrically isolated - no PCB trace or solder joint required. |
| 14 (NC) | No Connect | Internally unconnected pin; mechanical support only - no electrical function or thermal path. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Enables dynamic pulse-width extension during active output - eliminates need for external one-shot gating or microcontroller intervention. |
| Dual independent channels | Two fully isolated monostable circuits share only VCC, GND, and R̅ - supports synchronized or asynchronous timing tasks in compact footprint. |
| Open-collector outputs | Permits wired-OR bus configuration and direct interface with higher-voltage loads (up to 15 V with external pull-up) without level-shifting components. |
| TTL-compatible inputs | Accepts standard 5 V TTL logic levels and drives legacy 74LS/74S family devices directly - simplifies integration into existing board designs. |
| Commercial temperature range | Validated for 0°C to 70°C operation - suitable for office equipment, test instrumentation, and non-critical industrial panels. |
Applications
| Industrial Control Sequencing | Legacy Test Equipment Timing |
|---|---|
Use Scenario: Generating precise, extendable gate pulses for stepper motor phase sequencing in CNC machine controllers. IC Role / Device Role / Timing Role: Monostable channel provides adjustable dwell time per step; retriggerability accommodates variable feed rates without firmware changes. Use Value: Eliminates microcontroller timing overhead and reduces BOM count by replacing software-timed delays with hardware-based pulse generation. |
Use Scenario: Creating calibrated delay intervals in automated calibration fixtures for analog signal generators. IC Role / Device Role / Timing Role: Dual-channel operation generates start/stop reference windows for measurement windowing; reset synchronizes to system clock edge. Use Value: Achieves sub-30 ns timing resolution using passive RC networks - avoids jitter-prone digital counters or FPGA-based solutions. |
| Power Supply Soft-Start Control | LED Flasher with Adjustable Duty Cycle |
Use Scenario: Controlling ramp-up time of switching regulator enable signals to prevent inrush current in embedded power modules. IC Role / Device Role / Timing Role: One-shot output drives MOSFET gate via RC network; retriggering allows adaptive startup based on voltage feedback pulses. Use Value: Provides deterministic, temperature-stable soft-start duration independent of MCU boot sequence or firmware execution timing. |
Use Scenario: Driving indicator LEDs in diagnostic panels where flash rate and on-time must be user-adjustable via potentiometer. IC Role / Device Role / Timing Role: Q and Q̅ outputs drive complementary LED paths; RC network sets base frequency while retriggering enables manual override. Use Value: Enables analog-adjustable blink patterns without code changes or EEPROM storage - ideal for field-serviceable equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar retriggerable monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS123N | Non-retriggerable dual monostable; fixed pulse width determined solely by RC network - no extension on subsequent triggers. | Suitable only for single-pulse generation per event; cannot emulate SN74LS122N's dynamic pulse stretching. | Select when timing must be strictly deterministic and immune to spurious retriggering. |
| SN74LS221N | Retriggerable dual monostable with complementary Schmitt-trigger inputs and separate clear pins per channel - adds input noise immunity and independent reset control. | Supports higher-noise environments and asymmetric channel reset requirements; slightly larger propagation delay (35 ns). | Choose for new designs needing enhanced EMI resilience or independent channel management - requires minor layout update. |
Compared with SN74LS123N and SN74LS221N, the SN74LS122N uniquely balances retriggerability, compact 14-pin PDIP packaging, and minimal external component count - making it optimal for cost-sensitive legacy system repair and space-constrained upgrades where pulse extension is essential.
Availability
SN74LS122N is available at Aetrix Electronics and suitable for industrial control sequencing, legacy test equipment timing, power supply soft-start control, and LED flasher applications requiring stable component supply and long-term obsolescence mitigation.
Supply support for SN74LS122N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive qualification.
The SN74LS122N belongs to TI's legacy 74LS logic family, designed specifically for robust, low-power TTL-compatible timing functions in commercial-grade systems where reliability and pin-level compatibility are critical.
FAQ
What is the primary function of the SN74LS122N?
The SN74LS122N is a dual retriggerable monostable multivibrator IC that generates precise, extendable output pulses in response to input triggers. Each channel operates independently, supporting applications such as pulse shaping, timing delay, and debounce. Its retriggerable nature allows the output pulse width to be dynamically extended if additional triggers occur before timeout - a key differentiator from non-retriggerable variants like the SN74LS123N. This behavior is intrinsic to the SN74LS122N's internal circuit architecture and is documented in TI's SDLS043 datasheet.
Does the SN74LS122N support 3.3 V logic levels?
No, the SN74LS122N is strictly a 5 V TTL device and does not support 3.3 V operation. It requires VCC = 5 V ±5% and exhibits TTL input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), making direct interfacing with 3.3 V CMOS or LVTTL outputs unsafe without level translation. Driving the SN74LS122N inputs from 3.3 V sources risks marginal logic recognition or increased static current due to input stage biasing. For mixed-voltage systems, a dedicated level shifter or buffer such as the SN74LVC245 is required - a constraint inherent to the SN74LS122N's design and confirmed across all TI documentation.
How many pins on the SN74LS122N are unused?
The SN74LS122N has three no-connect (NC) pins: Pins 12, 13, and 14. These pins are internally unconnected and serve only mechanical or packaging purposes - they must remain unconnected on the PCB and should not be tied to VCC, GND, or any signal net. This NC configuration is explicitly defined in TI's package drawings and datasheet pinout diagrams for the PDIP-N variant of the SN74LS122N, distinguishing it from 16-pin variants like the SN74LS123N which utilize all pins functionally.
Can the SN74LS122N replace the SN74LS123N in an existing design?
No, the SN74LS122N cannot directly replace the SN74LS123N because they implement fundamentally different monostable behaviors: the SN74LS122N is retriggerable, while the SN74LS123N is non-retriggerable. Substituting the SN74LS122N into a design relying on fixed, non-extending pulse widths will cause unintended pulse stretching and system timing errors. The pinouts also differ - SN74LS123N uses all 16 pins, whereas SN74LS122N uses only 11 active pins plus 3 NCs in a 14-pin package. This functional and mechanical mismatch makes drop-in replacement impossible without schematic and layout revision.
What is the maximum output sink current per channel of the SN74LS122N?
The SN74LS122N guarantees a minimum output sink current (IOL) of 16 mA per channel at VCC = 5 V and VOL = 0.5 V, as specified in the Absolute Maximum Ratings and DC Characteristics tables of TI's SDLS043 datasheet. This rating applies to both Q and Q̅ outputs simultaneously under worst-case conditions. Exceeding 16 mA risks violating VOH/VOL specifications or inducing thermal stress - a hard limit defined by the SN74LS122N's internal bipolar transistor structure and confirmed across all production batches and environmental grades.
SN74LS122N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 28 ns
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75 V ~ 5.25 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
SN74LS122N FAQ
1.How can I place an order for SN74LS122N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS122N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS122N reliable?
The price and inventory of SN74LS122N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS122N is usually 5 days.
3.What payment methods are accepted for SN74LS122N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS122N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS122N?
SN74LS122N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS122N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS122N?
For technical support, including SN74LS122N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS122N requirements.
6.How does Aetrix verify that SN74LS122N is sourced from the original manufacturer or authorized distributors?
All SN74LS122N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS122N meets industry standards.
7.What is the process for return or replacement of SN74LS122N?
All SN74LS122N units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS122N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS122N part is unused and in its original packaging.
Return procedure for SN74LS122N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS122N Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

