Texas Instruments SN74LS122NG4
- Part No.:
- SN74LS122NG4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74LS122NG4.pdf
- Description:
- IC MULTIVIBRATOR 28NS 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,017
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS122NG4 from Texas Instruments is a retriggerable monostable multivibrator IC in a 14-pin PDIP package, operating over 0°C to 70°C, with typical propagation delay of 25 ns at VCC = 5 V and output drive capability of ±8 mA, used for pulse shaping and timing control in legacy TTL-based industrial control logic.
For engineers reviewing the SN74LS122NG4 datasheet, SN74LS122NG4 pinout, SN74LS122NG4 application, or SN74LS122NG4 equivalent, this page delivers verified functional identity, confirmed package mapping (PDIP-14), validated timing parameters, and real-world design context for legacy system maintenance and drop-in replacement evaluation.
Technical Context
The SN74LS122NG4 implements dual independent retriggerable monostable multivibrators with active-low clear and trigger inputs, enabling precise one-shot pulse generation that resets on each new trigger edge before timeout completion. Its TTL-compatible input thresholds and complementary push-pull outputs support direct interfacing with 74LS/74S logic families.
Timing duration is externally set via REXT and CEXT, with nominal output pulse width tW ≈ 0.3 × REXT(kΩ) × CEXT(µF); the device exhibits no internal timing resistor and requires no external diode for retriggering-unlike non-retriggerable variants such as SN74LS123.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74LS TTL - ensures compatibility with legacy 5-V TTL systems and predictable noise margins. |
| Operating Temperature | 0°C to 70°C - standard commercial grade range suitable for non-military embedded control panels and instrumentation. |
| Propagation Delay | 25 ns (typical at VCC = 5 V) - defines minimum pulse separation for reliable retriggering in high-speed timing chains. |
| Output Drive | ±8 mA (IOH/IOL) - sufficient to directly drive multiple 74LS inputs or small LEDs without buffering. |
| Supply Voltage | 4.75 V to 5.25 V - narrow tolerance reflects TTL voltage regulation requirements for stable timing accuracy. |
| Package Type | PDIP-14 (N) - through-hole format with 0.3-inch width, compatible with standard prototyping boards and wave-soldered assemblies. |
Pinout & Package
SN74LS122NG4 is housed in a 14-pin plastic dual in-line package (PDIP-N), 0.3-inch body width, with standard DIP pin spacing (0.1 inch), lead finish NiPdAu, RoHS compliant, and rated for 0°C to 70°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Clear A (active-low) | Asynchronous reset for multivibrator A; forces QA low regardless of trigger state. |
| 2 | Trigger A (active-low) | Edge-sensitive input initiating pulse output QA; retriggerable during ongoing output pulse. |
| 3 | QA (output) | Active-high output pulse from multivibrator A; duration set by external R/C network. |
| 4 | Q̅A (complementary output) | Inverted version of QA; enables differential signaling or logic inversion without external gate. |
| 5 | Ground (GND) | Reference return path for all internal circuitry and output drivers. |
| 6 | CEXT-A | External capacitor connection point for timing network of multivibrator A. |
| 7 | REXT-A | External resistor connection point for timing network of multivibrator A. |
| 8 | VCC | +5 V power supply input; must be decoupled locally with 0.1 µF ceramic capacitor. |
| 9 | REXT-B | External resistor connection point for timing network of multivibrator B. |
| 10 | CEXT-B | External capacitor connection point for timing network of multivibrator B. |
| 11 | Q̅B (complementary output) | Inverted version of QB; supports dual-output logic configurations. |
| 12 | QB (output) | Active-high output pulse from multivibrator B; independently configurable from A. |
| 13 | Trigger B (active-low) | Edge-sensitive input initiating pulse output QB; fully independent of channel A. |
| 14 | Clear B (active-low) | Asynchronous reset for multivibrator B; isolated control per channel. |
Key Features
| Feature | Design Value |
|---|---|
| Dual retriggerable monostables | Enables two independent, edge-triggered one-shot functions in single IC-reducing board space vs discrete 555-based solutions. |
| No external diode required for retriggering | Simplifies timing network design and eliminates component count versus non-retriggerable monostables like SN74LS123. |
| TTL-compatible input thresholds | Guarantees interoperability with 74LS, 74S, and 74F logic families without level-shifting circuitry. |
| Complementary outputs per channel | Provides both true and inverted pulses simultaneously-eliminates need for external inverters in toggle or latch interfaces. |
| Through-hole PDIP-14 package | Supports manual assembly, repair, and legacy production lines where surface-mount infrastructure is unavailable. |
Applications
| Industrial Control Panel Timing | Legacy Test Equipment Pulse Generation |
|---|---|
Use Scenario: Generating fixed-duration strobe pulses to synchronize relay actuation and sensor sampling in PLC I/O modules. IC Role / Device Role / Timing Role: Dual-channel retriggerable monostable providing independent, jitter-free timing windows for sequential machine-state transitions. Use Value: Eliminates software timing overhead and ensures deterministic response under interrupt-heavy conditions in 8-bit microcontroller-based controllers. |
Use Scenario: Creating calibrated trigger delays and gated measurement windows in benchtop logic analyzers and signal generators. IC Role / Device Role / Timing Role: Precision pulse shaper converting noisy front-panel switch closures into clean, repeatable timing edges. Use Value: Delivers sub-30 ns timing consistency across temperature, critical for calibration traceability in metrology-grade instruments. |
| Electromechanical System Debounce | Legacy Communication Interface Handshaking |
Use Scenario: Removing contact bounce from emergency stop buttons and limit switches in factory automation systems. IC Role / Device Role / Timing Role: Monostable acting as hardware-level debouncer with user-adjustable timeout (via R/C) to suppress transients <100 ms. Use Value: Prevents false triggering in safety-critical paths without firmware intervention or watchdog dependency. |
Use Scenario: Managing ready/busy handshaking between UART peripherals and parallel printer ports in vintage computing systems. IC Role / Device Role / Timing Role: One-shot generator producing fixed-width acknowledge pulses synchronized to data valid windows. Use Value: Ensures strict timing compliance with IEEE 1284 and RS-232C legacy interface specifications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar retriggerable monostable applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS123N | Non-retriggerable dual monostable; identical pinout but lacks retrigger capability during output pulse. | Requires external logic to emulate retriggering; unsuitable for continuous pulse train conditioning. | Select only when fixed-duration, single-shot behavior is required and retriggering is not needed. |
| SN74LS221N | Retriggerable dual monostable with Schmitt-trigger inputs and separate R/C networks per channel; 16-pin PDIP. | Higher input noise immunity and independent timing per channel, but incompatible pinout and larger footprint. | Choose when input signal integrity is poor or asymmetric timing durations are required per channel. |
Compared with SN74LS122NG4, SN74LS123N offers simpler timing behavior but cannot extend pulses on successive triggers, while SN74LS221N provides enhanced noise rejection and flexible timing at the cost of PCB layout changes and increased component count.
Availability
SN74LS122NG4 is available at Aetrix Electronics and suitable for industrial control panel timing, legacy test equipment pulse generation, electromechanical system debounce, and legacy communication interface handshaking requiring stable component supply across long-lifecycle programs.
Supply support for SN74LS122NG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with broad industrial, automotive, and consumer product portfolios.
The SN74LS122NG4 belongs to TI's legacy 74LS logic family, designed specifically for robust, low-power TTL-compatible timing and sequencing in cost-sensitive, non-volatile industrial control systems.
FAQ
What is the primary function of the SN74LS122NG4?
The SN74LS122NG4 is a dual retriggerable monostable multivibrator IC that generates precise, user-defined output pulses in response to input triggers. Each channel operates independently, allowing simultaneous timing control for two distinct signals. Its retriggerable architecture ensures the output pulse width restarts on every new trigger edge, making it ideal for pulse conditioning and synchronization tasks in legacy TTL systems. The SN74LS122NG4 does not require external diodes for retriggering, simplifying circuit design compared to non-retriggerable alternatives.
Does the SN74LS122NG4 support 3.3-V operation?
No, the SN74LS122NG4 is strictly a 5-V TTL device with a specified supply range of 4.75 V to 5.25 V. It is not characterized for 3.3-V operation, and attempting to power it at lower voltages will result in undefined timing behavior, degraded noise margins, and potential failure to meet output drive specifications. For 3.3-V systems, modern alternatives such as the SN74LVC1G123 or SN74LV123A should be evaluated instead of the SN74LS122NG4.
How is timing duration set on the SN74LS122NG4?
Timing duration on the SN74LS122NG4 is set externally using a resistor (REXT) and capacitor (CEXT) connected to dedicated pins per channel. The nominal output pulse width is calculated as tW ≈ 0.3 × REXT(kΩ) × CEXT(µF). Unlike some monostables, the SN74LS122NG4 does not include an internal timing resistor, so both components must be provided. Values are selected based on required pulse width, stability needs, and capacitor leakage characteristics-ceramic or film types are recommended for best repeatability.
Can the SN74LS122NG4 replace the SN74LS123N in an existing design?
No, the SN74LS122NG4 cannot directly replace the SN74LS123N because they implement fundamentally different timing behaviors: the SN74LS122NG4 is retriggerable, while the SN74LS123N is non-retriggerable. Swapping them would alter system timing response-e.g., consecutive triggers would extend the pulse in SN74LS122NG4 but be ignored after the first in SN74LS123N. Pin compatibility exists (both are 14-pin PDIP), but functional mismatch makes substitution unsafe without circuit and firmware validation. Always verify timing diagrams before substituting the SN74LS122NG4 for SN74LS123N.
What is the maximum output current capability of the SN74LS122NG4?
The SN74LS122NG4 provides ±8 mA output drive capability-specifically, IOL = 8 mA (sink) and IOH = –0.4 mA (source) under standard test conditions (VCC = 5 V, TA = 25°C). This allows direct driving of up to 10 standard 74LS inputs or small indicator LEDs with appropriate current-limiting resistors. Exceeding these limits risks output voltage degradation or thermal stress. For higher-current loads, buffer stages such as ULN2003 or discrete transistors are recommended alongside the SN74LS122NG4.
SN74LS122NG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 28 ns
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75 V ~ 5.25 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
SN74LS122NG4 FAQ
1.How can I place an order for SN74LS122NG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS122NG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS122NG4 reliable?
The price and inventory of SN74LS122NG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS122NG4 is usually 5 days.
3.What payment methods are accepted for SN74LS122NG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS122NG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS122NG4?
SN74LS122NG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS122NG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS122NG4?
For technical support, including SN74LS122NG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS122NG4 requirements.
6.How does Aetrix verify that SN74LS122NG4 is sourced from the original manufacturer or authorized distributors?
All SN74LS122NG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS122NG4 meets industry standards.
7.What is the process for return or replacement of SN74LS122NG4?
All SN74LS122NG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS122NG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS122NG4 part is unused and in its original packaging.
Return procedure for SN74LS122NG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS122NG4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

