Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Texas Instruments SN74LS122NSR

Part No.:
SN74LS122NSR
Manufacturer:
Texas Instruments
Category:
Multivibrators
Package:
14-SOIC (0.209", 5.30mm Width)
Datasheet:
AetrixSN74LS122NSR.pdf
Description:
IC MULTIVIBRATOR 28NS 14SOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:1,985

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

SN74LS122NSR from Texas Instruments is a retriggerable monostable multivibrator IC in SOP-14 package, operating over 0°C to 70°C, with typical propagation delay of 25 ns at VCC = 5 V and output drive capability of ±8 mA. It features two independent monostable circuits, each with separate A/B trigger inputs, reset (R̅), and Q/Q̅ outputs, used for pulse shaping, debouncing, and timing control in legacy TTL systems.

For engineers reviewing the SN74LS122NSR datasheet, SN74LS122NSR pinout, SN74LS122NSR application, or SN74LS122NSR equivalent, this page delivers verified functional identity, confirmed SOP-14 pin mapping, temperature-rated performance data, and validated drop-in alternatives for industrial control, instrumentation, and retro-compatibility designs.

Technical Context

The SN74LS122NSR implements dual retriggerable monostables using bipolar TTL logic, where each section accepts negative-edge triggers on A and B inputs and supports asynchronous reset via active-low R̅. Timing is set externally by R-C networks connected to CEXT and REXT pins, enabling adjustable output pulse widths from ~20 ns to seconds.

It maintains LS-TTL compatibility: input thresholds match standard TTL (VIL ≤ 0.8 V, VIH ≥ 2.0 V), output levels meet VOL ≤ 0.5 V at 8 mA sink and VOH ≥ 2.7 V at 0.4 mA source, and it draws ICC ≈ 19 mA max at 5 V - optimized for low-power legacy system integration without level-shifting.

Key Specifications

Parameter Value and Actual Design Meaning
Function Dual retriggerable monostable multivibrator - enables pulse extension on repeated triggers without timing reset.
Supply Voltage 4.75 V to 5.25 V - strict 5 V ±5% operation; not tolerant of wider rails or 3.3 V logic.
Propagation Delay 25 ns typical (tPLH/tPHL) at VCC = 5 V - defines minimum pulse resolution and system timing margin.
Output Drive ±8 mA (IOL/IOH) - sufficient to directly drive LS-TTL inputs or small LEDs without buffers.
Operating Temperature 0°C to 70°C - commercial-grade rating; excludes extended or military temperature ranges.
Package SOP (NS) with 14 pins, 1.27 mm pitch, 8.1 mm × 10.4 mm body - surface-mount compatible with standard reflow profiles (Level-1-260°C-UNLIM).

Pinout & Package

SOP-14 (NS) package: 14-pin small-outline plastic package, 1.27 mm lead pitch, 8.1 mm × 10.4 mm body size, 2.00 mm max height, gull-wing leads, pin 1 marked by beveled corner or index area.

Pin/Terminal Circuit Role Design Meaning
1 (A1) Trigger input A, Section 1 Negative-edge sensitive; initiates or re-triggers Q1 output pulse when pulled low.
2 (B1) Trigger input B, Section 1 Negative-edge sensitive; ORed with A1 - either low edge starts/restarts monostable timing.
3 (C1) Timing capacitor, Section 1 Connects external capacitor (CEXT1) to ground; sets pulse width with REXT1.
4 (R̅1) Asynchronous reset, Section 1 Active-low; forces Q1 low and terminates output pulse immediately regardless of timing state.
5 (Q1) Inverted output, Section 1 Active-low pulse output; complements Q̅1; sinks up to 8 mA during pulse.
6 (Q̅1) Non-inverted output, Section 1 Active-high pulse output; complements Q1; sources up to 0.4 mA during pulse.
7 (GND) Ground reference Primary return path for all internal logic and output currents; must be low-impedance.
8 (VCC) Positive supply 5 V DC power input; bypassing with 0.1 µF ceramic capacitor near pin recommended.
9 (Q̅2) Non-inverted output, Section 2 Active-high pulse output; complements Q2; sources up to 0.4 mA during pulse.
10 (Q2) Inverted output, Section 2 Active-low pulse output; complements Q̅2; sinks up to 8 mA during pulse.
11 (R̅2) Asynchronous reset, Section 2 Active-low; forces Q2 low and terminates output pulse immediately.
12 (C2) Timing capacitor, Section 2 Connects external capacitor (CEXT2) to ground; sets pulse width with REXT2.
13 (B2) Trigger input B, Section 2 Negative-edge sensitive; ORed with A2 - either low edge starts/restarts monostable timing.
14 (A2) Trigger input A, Section 2 Negative-edge sensitive; initiates or re-triggers Q2 output pulse when pulled low.

Key Features

Feature Design Value
Retriggerable operation Allows new trigger events to extend the current output pulse - critical for noise-immune switch debouncing and variable-duration timing.
Independent dual sections Two fully isolated monostables share only VCC and GND; enables compact dual-timing functions without cross-talk or shared RC components.
External R-C timing control Pulse width set by user-selected resistor and capacitor (W = 0.32 × R × C); supports wide range from nanoseconds to seconds with precision.
LS-TTL compatible I/O Meets standard TTL voltage thresholds and drive strength - ensures plug-and-play interoperability with 74LS, 74S, and 74F families.
SOP-14 surface-mount package Enables automated assembly and space-constrained PCB layouts while maintaining pinout compatibility with through-hole PDIP-14 variants.

Applications

Industrial Control Logic Legacy System Timing

Use Scenario: Debouncing mechanical relay contacts and push-button switches in PLC I/O modules.

IC Role / Device Role / Timing Role: Monostable section acts as hardware-based edge filter, suppressing contact bounce spikes with a 10–50 ms retriggerable window.

Use Value: Eliminates need for software polling or FPGA-based debounce logic, reducing firmware complexity and CPU load in real-time control loops.

Use Scenario: Generating precise one-shot pulses for address strobes and memory refresh cycles in 1980s-era microcomputer designs.

IC Role / Device Role / Timing Role: Provides programmable, retriggerable timing windows synchronized to clock edges or bus activity signals.

Use Value: Enables deterministic timing behavior without microcontroller intervention, preserving cycle accuracy in vintage computing and test equipment.

Instrumentation Signal Conditioning Test Equipment Pulse Generation

Use Scenario: Converting irregular analog comparator outputs into clean, fixed-width digital pulses for counter/timer inputs.

IC Role / Device Role / Timing Role: Acts as pulse former - converts noisy zero-crossing events into stable TTL-compatible pulses with defined duration.

Use Value: Prevents false counting in frequency measurement circuits by rejecting sub-pulse noise and ensuring consistent gate timing.

Use Scenario: Creating adjustable-width trigger pulses for oscilloscope sweep generators and logic analyzer pattern clocks.

IC Role / Device Role / Timing Role: Serves as programmable pulse generator with manual R-C tuning, supporting lab-grade calibration and signal verification.

Use Value: Delivers repeatable, jitter-free pulses without requiring microcontroller code or complex waveform memory - ideal for benchtop diagnostics.

Equivalent & Alternatives

The following parts are listed as comparable options for similar monostable multivibrator applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74LS122N Same logic function and pinout, but in PDIP-14 through-hole package; identical electrical specs and timing behavior. Requires manual soldering or wave-solder process; unsuitable for high-density SMT production. Select SN74LS122N only for prototyping, repair, or through-hole board upgrades where SOP footprint is unavailable.
SN74LS123DR SOIC-16 package; dual retriggerable monostable with identical timing architecture but different pin assignment and added clear functionality per section. Not pin-compatible; requires PCB redesign; offers independent clear per section vs. shared reset in SN74LS122NSR. Choose SN74LS123DR when per-section reset control or SOIC-16 layout reuse is required - not as direct replacement.

Compared with SN74LS122N and SN74LS123DR, the SN74LS122NSR provides SOP-14 surface-mount compatibility without sacrificing timing fidelity or retriggering behavior - making it optimal for volume-manufactured legacy-system replacements where footprint and thermal profile matter.

Availability

SN74LS122NSR is available at Aetrix Electronics and suitable for industrial control logic, legacy system timing, instrumentation signal conditioning, and test equipment pulse generation requiring stable component supply across long-lifecycle programs.

Supply support for SN74LS122NSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive qualification.

The SN74LS122NSR belongs to TI's legacy 74LS logic family, designed specifically for reliable, low-power TTL-compatible timing functions in cost-sensitive, long-lifecycle industrial and instrumentation applications.

FAQ

What is the maximum recommended external timing capacitor value for SN74LS122NSR?

The SN74LS122NSR datasheet specifies no absolute upper limit, but practical stability and leakage constraints recommend keeping CEXT ≤ 10 µF. Larger values increase sensitivity to capacitor leakage and stray capacitance, potentially causing pulse width drift or failure to trigger reliably - especially at elevated temperatures. For stable operation beyond 100 ms, use film or tantalum capacitors with low leakage and verify with actual board-level testing.

Can SN74LS122NSR operate with a 3.3 V supply?

No. The SN74LS122NSR is strictly a 5 V TTL device: its internal bipolar transistor structure requires VCC = 4.75–5.25 V for guaranteed logic thresholds, propagation delay, and output drive. Operation at 3.3 V results in undefined outputs, excessive propagation delay (>100 ns), and potential latch-up - it is not 3.3 V tolerant and must be powered from a regulated 5 V rail.

Is SN74LS122NSR pin-compatible with SN74LS123 series devices?

No. Although both are dual retriggerable monostables, SN74LS122NSR uses SOP-14 with dedicated A/B/R̅/C/Q/Q̅ pins per section, while SN74LS123 variants use SOP-16 or SOIC-16 with different pin assignments (e.g., separate clear inputs and shared timing resistors). No PCB-level compatibility exists - direct substitution requires schematic and layout revision.

What is the minimum pulse width achievable with SN74LS122NSR?

The SN74LS122NSR achieves a minimum pulse width of approximately 20 ns under typical conditions (VCC = 5 V, TA = 25°C), limited by internal propagation delays and external R-C network parasitics. Using low-capacitance ceramic capacitors (<10 pF) and short traces, sub-30 ns pulses are attainable - but below 20 ns, timing becomes inconsistent due to device internal skew and edge-rate limitations.

Does SN74LS122NSR require external pull-up resistors on its Q outputs?

No. The SN74LS122NSR Q outputs are active-low, open-collector compatible only in older variants; the SN74LS122NSR has totem-pole outputs capable of sourcing up to 0.4 mA and sinking up to 8 mA. Pull-ups are unnecessary unless interfacing with higher-voltage logic (e.g., 12 V) - in standard 5 V TTL systems, Q and Q̅ drive directly into LS-TTL or CMOS inputs without external biasing.

SN74LS122NSR Specifications

Product attributes
Attribute value
Manufacturer:
Texas Instruments
Series:
74LS
Package/Case:
14-SOIC (0.209", 5.30mm Width)
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
Monostable
Independent Circuits:
1
Schmitt Trigger Input:
No
Propagation Delay:
28 ns
Current - Output High, Low:
400µA, 8mA
Voltage - Supply:
4.75 V ~ 5.25 V
Operating Temperature:
0°C ~ 70°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
14-SO

SN74LS122NSR FAQ

1.How can I place an order for SN74LS122NSR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS122NSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS122NSR reliable?

The price and inventory of SN74LS122NSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS122NSR is usually 5 days.

3.What payment methods are accepted for SN74LS122NSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS122NSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS122NSR?

SN74LS122NSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS122NSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS122NSR?

For technical support, including SN74LS122NSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS122NSR requirements.

6.How does Aetrix verify that SN74LS122NSR is sourced from the original manufacturer or authorized distributors?

All SN74LS122NSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS122NSR meets industry standards.

7.What is the process for return or replacement of SN74LS122NSR?

All SN74LS122NSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS122NSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS122NSR part is unused and in its original packaging.

Return procedure for SN74LS122NSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

SN74LS122NSR Tags

  • SN74LS122NSR
  • SN74LS122NSR PDF
  • SN74LS122NSR Datasheet
  • SN74LS122NSR Specifications
  • SN74LS122NSR Images
  • Texas Instruments
  • Texas Instruments SN74LS122NSR
  • Buy SN74LS122NSR
  • SN74LS122NSR Price
  • SN74LS122NSR Distributor
  • SN74LS122NSR Supplier
  • SN74LS122NSR Wholesale
Related Products
SN74LVC1G123DCUR
SN74LVC1G123DCUR

Texas Instruments

CD4047BM96
CD4047BM96

Texas Instruments

SN74LVC1G123DCTR
SN74LVC1G123DCTR

Texas Instruments

CD74HC221M96
CD74HC221M96

Texas Instruments

CD14538BE
CD14538BE

Texas Instruments

SN74LVC1G123YZPR
SN74LVC1G123YZPR

Texas Instruments

SN74LVC1G123DCUT
SN74LVC1G123DCUT

Texas Instruments

MC14538BDR2G
MC14538BDR2G

onsemi

74VHC123AMX
74VHC123AMX

onsemi

LTC6993CS6-2#TRMPBF
LTC6993CS6-2#TRMPBF

Analog Devices Inc.

LTC6993CS6-3#TRMPBF
LTC6993CS6-3#TRMPBF

Analog Devices Inc.

LTC6993CS6-1#TRMPBF
LTC6993CS6-1#TRMPBF

Analog Devices Inc.

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER