Texas Instruments SN74LS123DB
- Part No.:
- SN74LS123DB
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- -
- Datasheet:
-
SN74LS123DB.pdf
- Description:
- IC MULTIVIBRATOR
- Quantity:
- Payment:

- Shipping:

Inventory:9,040
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS123DB from Texas Instruments is a dual retriggerable monostable multivibrator IC in SSOP-16 package, operating from 4.75 V to 5.25 V, with typical output pulse width adjustable from 10 ns to 10 s via external RC networks, and TTL-compatible inputs/outputs. It serves as a precision timing element in digital logic systems requiring glitch suppression, debouncing, or event stretching - for example, in keyboard scan controllers or interrupt signal conditioning.
For engineers reviewing the SN74LS123DB datasheet, SN74LS123DB pinout, SN74LS123DB application, or SN74LS123DB equivalent, key selection considerations include its retriggerable behavior (vs. non-retriggerable variants), guaranteed propagation delay of ≤45 ns at VCC = 5 V, temperature range of 0°C to 70°C, and SSOP packaging for high-density PCB layouts.
Technical Context
The SN74LS123DB implements two independent retriggerable monostable multivibrators, each with separate A and B trigger inputs (active-low and active-high), reset input (active-low), and Q/Q̅ complementary outputs. Its internal circuitry uses bipolar TTL logic with Schmitt-trigger input thresholds on the B inputs to reject noise.
Each monostable's output pulse width is determined solely by an external resistor (R) and capacitor (C), following tW ≈ 0.33 × R × C, with guaranteed minimum pulse width of 10 ns and no upper limit imposed by internal design - enabling flexible timing from nanoseconds to seconds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.75 V to 5.25 V - ensures compatibility with standard TTL logic rails and stable operation under ±5% regulation. |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade applications including industrial control panels and test equipment. |
| Propagation Delay | ≤45 ns (max) - enables reliable synchronization in high-speed digital systems with clock rates up to ~20 MHz. |
| Pulse Width Range | 10 ns to 10 s - supports both ultrafast edge detection and long-duration timing without external counters. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - guarantees robust noise immunity and interoperability with 5 V CMOS and TTL families. |
| Output Drive | IOH/IOL = –0.4 mA / 8 mA - sufficient to directly drive multiple TTL inputs or small LEDs without buffering. |
Pinout & Package
SN74LS123DB is housed in a 16-pin Shrink Small Outline Package (SSOP-DB), 5.3 mm × 6.2 mm body size, 0.65 mm lead pitch, 2.00 mm max height, RoHS-compliant with NiPdAu lead finish, and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 13, 14, 15, 16 | Trigger/Reset/Output pins for dual monostables | Pins 1–3 and 13–15 serve as A/B inputs and reset for each section; pins 4–6 and 14–16 are Q/Q̅ outputs - enabling independent configuration per channel. |
| 7 | GND | Ground reference for all internal logic and output stages - must be low-impedance to minimize switching noise coupling. |
| 16 | VCC | Positive supply rail - decoupling capacitor (0.1 µF ceramic) required within 1 cm for stable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Allows extension of output pulse during active timing period - essential for synchronizing variable-duration events like mechanical switch bounce. |
| Independent RC timing per channel | Enables asymmetric timing (e.g., 100 µs on Channel 1, 5 ms on Channel 2) without shared components or crosstalk. |
| Schmitt-trigger B inputs | Provides hysteresis (≈0.5 V) to suppress contact bounce or EMI-induced false triggers in noisy environments. |
| Complementary Q/Q̅ outputs | Eliminates need for external inverters when driving differential logic, RS-232 line drivers, or set/reset latches. |
Applications
| Keyboard Debounce Circuit | Serial Data Pulse Stretching |
|---|---|
|
Use Scenario: Mechanical keypresses generate multiple transient contacts before settling, causing spurious interrupts in microcontroller-based input systems. IC Role / Device Role / Timing Role: SN74LS123DB acts as a hardware debounce timer, generating a clean, fixed-duration output pulse after first valid edge detection. Use Value: Eliminates firmware polling or software delays; guarantees ≤10 µs response latency and eliminates missed keystrokes due to timing jitter. |
Use Scenario: Low-duty-cycle serial data pulses (e.g., IR remote carrier bursts) fall below minimum detection threshold of downstream receivers. IC Role / Device Role / Timing Role: SN74LS123DB stretches narrow incoming pulses to ≥100 µs duration while preserving edge alignment and data integrity. Use Value: Enables reliable decoding by legacy UART peripherals or analog comparators without modifying transmitter firmware or adding active amplifiers. |
| Glitch Suppression in Control Logic | Timing Reference for Test Equipment |
|
Use Scenario: Asynchronous signal crossings between clock domains introduce metastable spikes that corrupt state machines or latch data incorrectly. IC Role / Device Role / Timing Role: SN74LS123DB filters sub-20 ns glitches by acting as a pulse-width discriminator - only signals exceeding programmed tW pass through. Use Value: Prevents erroneous state transitions in PLC I/O modules and avoids costly system resets caused by transient interference on field wiring. |
Use Scenario: Benchtop function generators require precise, repeatable delay intervals for calibrating oscilloscope timebases or verifying counter accuracy. IC Role / Device Role / Timing Role: SN74LS123DB provides traceable, component-level timing using calibrated RC networks referenced to NIST-traceable standards. Use Value: Achieves ±5% pulse width accuracy over temperature without trimming, reducing calibration labor and enabling in-situ verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar retriggerable monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS123DR | SOIC-16 package; same electrical specs but 3.9 mm wider body and 1.75 mm max height. | Less suitable for ultra-dense layouts; requires larger PCB area and different stencil design. | Select SN74LS123DR if existing board uses SOIC footprints or requires easier hand-soldering. |
| SN74LS123N | PDIP-16 package; identical timing and logic behavior but through-hole mounting and 0.3" width. | Used in prototyping, educational kits, or legacy repair where socket compatibility is mandatory. | Choose SN74LS123N for breadboard evaluation or replacement in vintage TTL systems with DIP sockets. |
Compared with SN74LS123DR and SN74LS123N, the SN74LS123DB offers the smallest PCB footprint and highest assembly density, making it optimal for space-constrained embedded controllers - though it demands fine-pitch reflow capability and tighter solder mask tolerances.
Availability
SN74LS123DB is available at Aetrix Electronics and suitable for industrial control panels, test instrumentation, legacy system upgrades, and embedded interface modules requiring stable component supply across extended production lifecycles.
Supply support for SN74LS123DB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial, automotive, and consumer reach.
The SN74LS123DB belongs to TI's legacy 74LS logic family, designed specifically for robust, low-power TTL-compatible timing functions in cost-sensitive, reliability-critical digital systems.
FAQ
What is the maximum recommended RC time constant for stable operation of SN74LS123DB?
The SN74LS123DB supports RC time constants up to 10 s without degradation in pulse width accuracy or retriggering fidelity. For values above 100 ms, use low-leakage capacitors (e.g., polypropylene or C0G ceramics) and shielded routing to prevent stray capacitance and leakage current effects that could distort timing. The SN74LS123DB maintains specified performance across this full range when layout best practices are followed.
Does SN74LS123DB support asynchronous reset during an active output pulse?
Yes - the SN74LS123DB features an active-low asynchronous reset input (pin 3 for Channel 1, pin 13 for Channel 2) that forces Q low and Q̅ high immediately, regardless of ongoing timing cycle or retrigger events. This allows deterministic termination of output pulses for safety-critical sequencing or emergency stop logic in real-time control systems using the SN74LS123DB.
Can SN74LS123DB operate reliably at 4.5 V supply voltage?
No - the SN74LS123DB is specified only for 4.75 V to 5.25 V operation per its datasheet. At 4.5 V, propagation delays increase significantly, output drive weakens below TTL-compatible levels, and retriggering margin degrades. For 4.5 V systems, consider SN74LV123A or SN74LVC1G123 instead - the SN74LS123DB must be used within its rated VCC window to guarantee performance.
How does the Schmitt-trigger input on SN74LS123DB's B input improve noise immunity?
The B input (pins 2 and 14) of the SN74LS123DB incorporates built-in hysteresis (~0.5 V), meaning the rising threshold is ~1.7 V and falling threshold is ~1.2 V. This prevents multiple triggering from slowly rising or noisy edges - critical in industrial environments where SN74LS123DB interfaces with relay contacts or long cable runs susceptible to EMI.
Is SN74LS123DB pin-compatible with SN74LS122?
No - SN74LS123DB and SN74LS122 are not pin-compatible. The SN74LS122 is a non-retriggerable dual monostable in 14-pin packages (SOIC-D, PDIP-N), lacking dedicated reset inputs and having different pin assignments. Substituting SN74LS122 for SN74LS123DB requires PCB redesign and logic revalidation - the SN74LS123DB's 16-pin SSOP layout and retriggerable architecture are distinct by design.
SN74LS123DB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Independent Circuits:
- -
- Schmitt Trigger Input:
- -
- Propagation Delay:
- -
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74LS123DB FAQ
1.How can I place an order for SN74LS123DB through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS123DB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS123DB reliable?
The price and inventory of SN74LS123DB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS123DB is usually 5 days.
3.What payment methods are accepted for SN74LS123DB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS123DB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS123DB?
SN74LS123DB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS123DB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS123DB?
For technical support, including SN74LS123DB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS123DB requirements.
6.How does Aetrix verify that SN74LS123DB is sourced from the original manufacturer or authorized distributors?
All SN74LS123DB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS123DB meets industry standards.
7.What is the process for return or replacement of SN74LS123DB?
All SN74LS123DB units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS123DB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS123DB part is unused and in its original packaging.
Return procedure for SN74LS123DB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS123DB Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

