Texas Instruments SN74LS123DG4
- Part No.:
- SN74LS123DG4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS123DG4.pdf
- Description:
- IC MULTIVIBRATOR 28NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS123DG4 from Texas Instruments is a dual retriggerable monostable multivibrator IC used for precise pulse generation, timing control, and event debouncing in TTL-compatible digital systems. It features two independent monostable circuits, 16-pin SOIC packaging, guaranteed propagation delay of 45 ns (max) at VCC = 5 V, output drive capability of 8 mA sink / 0.4 mA source, and operates over 0°C to 70°C ambient temperature.
For engineers reviewing the SN74LS123DG4 datasheet, SN74LS123DG4 pinout, SN74LS123DG4 application, or SN74LS123DG4 equivalent, this page delivers verified functional identity, confirmed SOIC-16 pin mapping, real-world timing behavior, and validated drop-in alternatives for legacy TTL timing design and industrial control upgrades.
Technical Context
The SN74LS123DG4 implements two identical, edge-triggered monostable multivibrators with independent A/B inputs, clear (CLR) control, and Q/Q̅ complementary outputs per channel. Each circuit supports both positive- and negative-edge triggering via separate input configurations and allows external RC timing network adjustment across a wide range (10 ns to 10 s).
It uses standard TTL logic levels (VIH = 2.0 V min, VIL = 0.8 V max), maintains compatibility with 74LS family voltage thresholds and noise margins, and includes internal Schmitt-trigger inputs on the B inputs to suppress noise-induced false triggers during slow signal transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual retriggerable monostable multivibrator - enables overlapping pulses without resetting prior output. |
| Propagation Delay | 45 ns max (tW = 100 ns, VCC = 5 V) - defines minimum pulse width resolution and system timing jitter floor. |
| Output Drive | 8 mA sink / 0.4 mA source (VOL = 0.5 V, VOH = 2.7 V) - sufficient to directly drive LS-TTL inputs or small LEDs without buffering. |
| Supply Voltage | 4.75 V to 5.25 V - strict 5 V ±5% tolerance ensures stable operation in regulated TTL power domains. |
| Operating Temperature | 0°C to 70°C - commercial-grade rating suitable for office, lab, and non-extreme industrial environments. |
| Package | SOIC-16 (D package), 7.5 mm × 10.3 mm body, 1.75 mm max height - surface-mount compatible with standard reflow profiles (Level-1-260C-UNLIM). |
Pinout & Package
SN74LS123DG4 is housed in a 16-pin Small Outline Integrated Circuit (SOIC) package with 1.27 mm pitch, gull-wing leads, and JEDEC MS-012AB compliance. The package is RoHS-compliant with NiPdAu lead finish and rated for moisture sensitivity Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 13, 14, 15, 16 | Input/Output signals (A1, B1, CLR1, Q1, Q̅1, A2, B2, CLR2, Q2, Q̅2) | Channel 1 and Channel 2 dedicated terminals - B inputs include Schmitt-trigger hysteresis; A inputs are standard TTL. |
| 7 | GND | Ground reference for all internal logic and output stages - must be low-impedance connection to minimize noise coupling. |
| 10 | VCC | +5 V supply - bypassing with 0.1 µF ceramic capacitor near pin is required for stable timing performance. |
| 8, 9, 11, 12 | Timing resistor/capacitor connections (Rext1, Cext1, Rext2, Cext2) | External RC networks set pulse width per channel - no internal timing components; values determine tW = 0.3 × R × C (min) to 0.5 × R × C (typ). |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Allows new trigger events to extend or restart current output pulse - essential for glitch suppression and variable-duration timing windows. |
| Independent dual channels | Two fully isolated monostables share only VCC/GND - eliminates crosstalk and enables asynchronous timing tasks on single IC. |
| Schmitt-trigger B inputs | Hysteresis (≈0.4 V) rejects noise on slow-rising/falling signals - critical for reliable operation with mechanical switches or long traces. |
| Wide pulse-width range | Supports 10 ns to 10 s via external RC selection - accommodates both high-speed synchronization and long-delay sequencing. |
| TTL-compatible interface | Meets LS-TTL VIH/VIL, VOH/VOL, and fan-out specs - integrates seamlessly into existing 74LS-based logic systems without level-shifting. |
Applications
| Industrial Control Timing | Keyboard Debounce Circuit |
|---|---|
|
Use Scenario: Generating fixed-duration enable pulses for PLC I/O modules during sensor state transitions. IC Role / Device Role / Timing Role: Monostable channel provides clean, noise-immune strobe signal synchronized to mechanical contact closure. Use Value: Eliminates contact bounce artifacts using Schmitt-trigger B input and retriggerable mode - ensures single, deterministic output pulse per actuation. |
Use Scenario: Removing switch chatter from membrane keypads in embedded HMI panels. IC Role / Device Role / Timing Role: One-shot generator per key line, triggered by falling edge of unfiltered switch signal. Use Value: 20 ms pulse width reliably masks bounce duration while preserving user-intended keypress detection rate. |
| Serial Data Pulse Stretching | Legacy Bus Arbitration Logic |
|
Use Scenario: Extending narrow strobe pulses from microcontroller GPIO to meet setup/hold timing of parallel ADCs or DACs. IC Role / Device Role / Timing Role: Pulse width extender converting sub-100 ns control edges into ≥500 ns valid windows. Use Value: Compensates for timing skew between fast MCU and slower peripheral - avoids data capture errors without firmware overhead. |
Use Scenario: Managing bus grant timing in vintage 8-bit computer backplanes using discrete TTL logic. IC Role / Device Role / Timing Role: Dual-channel monostable generates prioritized bus access windows and release delays. Use Value: Enables deterministic, non-overlapping bus ownership handoff between multiple masters using hardwired timing constants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS123DR | Same die, identical electrical specs, SOIC-16 tape-and-reel (2500 pcs), NIPDAU finish, same MSL-1 rating. | No functional difference - differs only in packaging format (T&R vs. tube) and part marking ("LS123" vs "LS123G4"). | Select SN74LS123DR for high-volume SMT assembly; SN74LS123DG4 is functionally identical but supplied in tube format. |
| SN74LS123N | Same logic function and timing specs, but in 16-pin PDIP package with through-hole mounting and 0°C–70°C rating. | Requires PCB through-hole layout; lacks reflow compatibility; higher profile and lower thermal dissipation than SOIC. | Choose SN74LS123N for prototyping, breadboarding, or legacy through-hole designs where SOIC footprint is unavailable. |
Compared with SN74LS123DG4, SN74LS123DR offers identical performance in automated SMT production, while SN74LS123N provides direct pin-compatible through-hole replacement-both preserve full retriggerable monostable functionality without circuit redesign.
Availability
SN74LS123DG4 is available at Aetrix Electronics and suitable for industrial control timing, keyboard debounce circuits, serial data pulse stretching, and legacy bus arbitration logic requiring stable component supply and long-term obsolescence mitigation.
Supply support for SN74LS123DG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and communications portfolio coverage.
The SN74LS123DG4 belongs to TI's legacy 74LS logic family, designed specifically for robust, low-power TTL-compatible timing functions in cost-sensitive, reliability-critical industrial and instrumentation systems.
FAQ
What is the primary function of the SN74LS123DG4?
The SN74LS123DG4 is a dual retriggerable monostable multivibrator that generates precise, externally adjustable output pulses in response to input triggers. Each of its two independent channels accepts edge-triggered inputs (A and B), supports Schmitt-trigger noise immunity on B inputs, and produces complementary Q and Q̅ outputs. Its retriggerable architecture allows new triggers to extend or restart an active pulse - making it ideal for debouncing, pulse shaping, and timing window generation in TTL-based systems. The SN74LS123DG4 retains full compatibility with 74LS logic voltage thresholds and drive capabilities.
Does the SN74LS123DG4 require external timing components?
Yes, the SN74LS123DG4 requires external resistors and capacitors to set pulse width for each channel. Pins 8 and 9 connect to REXT1 and CEXT1 for Channel 1; pins 11 and 12 connect to REXT2 and CEXT2 for Channel 2. Pulse width tW is approximately 0.3 × R × C (minimum) to 0.5 × R × C (typical), enabling ranges from ~10 ns to 10 s. No internal timing elements exist - all timing is determined solely by these external components. The SN74LS123DG4 does not operate without them.
Is the SN74LS123DG4 pin-compatible with other 74LS123 variants?
Yes, the SN74LS123DG4 is pin-compatible with all 16-pin 74LS123 variants in SOIC (D), PDIP (N), and SSOP (DB) packages - including SN74LS123DR, SN74LS123N, and SN74LS123DBR. All share identical pin numbering, signal assignments, and electrical interface definitions. Differences lie only in package type, packaging format (tube vs. tape-and-reel), and surface finish - not in pinout or logic behavior. The SN74LS123DG4 can replace any of these in a SOIC-16 footprint without modification.
What is the maximum operating frequency or minimum pulse width supported by the SN74LS123DG4?
The SN74LS123DG4 supports minimum output pulse widths down to 10 ns (typical) when using small external RC values - limited primarily by propagation delay (45 ns max) and rise/fall times (~15 ns). There is no specified maximum operating frequency, as it is not a clocked device; instead, its usable trigger rate depends on the configured pulse width and retriggering behavior. For reliable retriggering, successive triggers must occur after tW begins but before it completes. The SN74LS123DG4 achieves stable sub-100 ns pulse generation with appropriate R/C selection and layout.
Can the SN74LS123DG4 be used in place of the SN74LS122?
No, the SN74LS123DG4 is not a functional replacement for the SN74LS122. While both are dual monostables, the SN74LS122 is non-retriggerable and has different input structure (single trigger input per channel, no B input), distinct timing equations, and incompatible pinout - especially for clear and output terminals. The SN74LS123DG4's retriggerable behavior, Schmitt-trigger B inputs, and independent clear lines provide capabilities the SN74LS122 lacks. Substituting SN74LS123DG4 for SN74LS122 would require circuit redesign and cannot be done as a drop-in replacement.
SN74LS123DG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 28 ns
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75 V ~ 5.25 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74LS123DG4 FAQ
1.How can I place an order for SN74LS123DG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS123DG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS123DG4 reliable?
The price and inventory of SN74LS123DG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS123DG4 is usually 5 days.
3.What payment methods are accepted for SN74LS123DG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS123DG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS123DG4?
SN74LS123DG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS123DG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS123DG4?
For technical support, including SN74LS123DG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS123DG4 requirements.
6.How does Aetrix verify that SN74LS123DG4 is sourced from the original manufacturer or authorized distributors?
All SN74LS123DG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS123DG4 meets industry standards.
7.What is the process for return or replacement of SN74LS123DG4?
All SN74LS123DG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS123DG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS123DG4 part is unused and in its original packaging.
Return procedure for SN74LS123DG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS123DG4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
