onsemi SN74LS136D
- Part No.:
- SN74LS136D
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS136D.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:25,670
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS136D from Texas Instruments is a quad 2-input exclusive-OR (XOR) gate with open-collector outputs, designed for wired-AND logic implementation and level translation in TTL-compatible digital systems. It operates from 4.75 V to 5.25 V, delivers typical propagation delay of 15 ns at VCC = 5 V, and supports fan-out of 20 LS-TTL loads. It is used in parity generation/correction circuits, arithmetic logic units, and address decoding in legacy industrial controllers.
For engineers reviewing the SN74LS136D datasheet, pinout, applications, or equivalent options, key selection considerations include its open-collector output architecture, guaranteed high-voltage tolerance (up to 15 V on outputs), temperature range (0 °C to 70 °C), and SOIC-14 package compatibility with automated assembly.
Technical Context
The SN74LS136D implements four independent XOR gates sharing no internal logic interconnects-each gate functions as a standalone 2-input combinatorial element. Its open-collector outputs require external pull-up resistors and support voltage-level interfacing between 5 V TTL and higher-voltage (≤15 V) logic families.
This device belongs to the 74LS (Low-Power Schottky) family and uses bipolar transistor-transistor logic (TTL) with Schottky-clamped inputs and outputs. It exhibits standard LS input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), guaranteed output low voltage (VOL ≤ 0.5 V at IOL = 8 mA), and maximum supply current of 24 mA at VCC = 5.25 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74LS (Low-Power Schottky TTL) - ensures backward compatibility with legacy TTL systems and lower power than standard 74-series. |
| Supply Voltage | 4.75 V to 5.25 V - tight regulation required; operation outside this range invalidates timing and DC specs. |
| Propagation Delay | 15 ns typical (max 25 ns) - defines maximum clock rate in synchronous XOR-based circuits like parity checkers. |
| Output Type | Open-collector - enables wired-AND bus structures and interface to non-5 V logic without level shifters. |
| Output Voltage Max | 15 V - allows direct connection to 12 V relay drivers or optocouplers without external voltage translation. |
| Fan-out | 20 LS-TTL loads - determines how many downstream 74LS inputs can be driven without signal degradation. |
| Operating Temp | 0 °C to 70 °C - suitable for commercial-grade embedded control, not extended industrial or automotive environments. |
Pinout & Package
SN74LS136D is housed in a 14-pin Small Outline Integrated Circuit (SOIC) package (Package Drawing D), 3.9 mm body width, 1.75 mm max height, with gull-wing leads and RoHS-compliant NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 8, 9, 11, 12 | Input (A/B per gate) | Eight total inputs across four XOR gates; each pair (e.g., pins 1&2) feeds one gate. |
| 3, 6, 10, 13 | Open-collector output | Four independent outputs; require external pull-up to define logic HIGH level and sink current only. |
| 7 | GND | Ground reference for all internal circuitry and output current return path. |
| 14 | VCC | Positive supply terminal; must be decoupled locally with 0.1 µF ceramic capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Wired-AND capability | Enables shared-bus logic reduction by connecting multiple open-collector outputs to one pull-up resistor. |
| High-voltage output tolerance | Supports direct interface to 12 V peripherals (e.g., solenoid drivers, LED arrays) without external transistors. |
| Standardized LS-TTL compatibility | Guaranteed interoperability with 74LS, 74S, and 74F logic families for mixed-technology board designs. |
| Low power consumption | 24 mA max ICC enables use in power-constrained legacy systems where heat dissipation is critical. |
Applications
| Parity Generator/Checker | Address Decoding |
|---|---|
Use Scenario: Detecting single-bit errors in data buses of industrial PLC backplanes using even/odd parity schemes. IC Role / Device Role / Timing Role: SN74LS136D computes XOR of multiple data bits to generate or verify parity bit in real time. Use Value: Provides deterministic, zero-latency parity computation with no additional timing constraints beyond propagation delay. | Use Scenario: Enabling memory-mapped I/O peripherals in 8-bit microcontroller systems with limited address lines. IC Role / Device Role / Timing Role: SN74LS136D combines partial address bits to form chip-select signals for peripheral ICs. Use Value: Eliminates need for dedicated address decoder ICs, reducing BOM count and PCB area in cost-sensitive designs. |
| Arithmetic Logic Unit (ALU) Section | Level Translation Interface |
Use Scenario: Implementing half-adder or full-adder carry logic in discrete TTL-based calculators or educational trainers. IC Role / Device Role / Timing Role: SN74LS136D performs sum bit generation (A ⊕ B ⊕ Cin) in combinational ALU stages. Use Value: Delivers predictable setup/hold timing margins when cascaded with 74LS86 or 74LS00 for multi-bit addition. | Use Scenario: Interfacing 5 V microcontroller GPIO to 12 V industrial sensors requiring active-low enable signals. IC Role / Device Role / Timing Role: SN74LS136D acts as a programmable open-collector driver with logic inversion capability. Use Value: Allows bidirectional voltage translation without added components-pull-up to 12 V defines HIGH, GND defines LOW. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS86N | Same 74LS family, quad 2-input XOR, but with totem-pole (push-pull) outputs instead of open-collector. | Cannot perform wired-AND; requires level-shifting circuitry for >5 V interfacing. | Select SN74LS86N only when driving standard TTL loads directly without external pull-ups. |
| SN74HC86DR | CMOS-based (74HC), lower ICC (2 µA), wider VCC range (2 V–6 V), but output drive limited to ±4 mA and no 15 V tolerance. | Not suitable for 12 V peripheral interfacing; incompatible with legacy TTL noise margins without series resistors. | Choose SN74HC86DR for battery-powered or mixed-voltage digital systems where power efficiency outweighs legacy compatibility. |
Compared with SN74LS86N and SN74HC86DR, the SN74LS136D uniquely supports wired-AND bus architectures and 15 V-tolerant outputs-critical for retrofitting legacy industrial control panels without redesigning power domains or adding discrete level translators.
Availability
SN74LS136D is available at Aetrix Electronics and suitable for industrial automation, legacy system repair, and educational electronics projects requiring stable component supply and long-term obsolescence management.
Supply support for SN74LS136D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial and automotive qualification.
The SN74LS136D belongs to TI's legacy 74LS logic portfolio, engineered specifically for reliability and interoperability in fixed-function digital systems deployed in factory automation, test equipment, and military-grade catalog derivatives.
FAQ
What is the maximum allowable voltage on the outputs of the SN74LS136D?
The SN74LS136D outputs are rated for up to 15 V when sinking current. This specification allows direct connection to 12 V relays or optocouplers without external components. Exceeding 15 V risks permanent damage to the output transistors. The SN74LS136D must always be used with an external pull-up resistor tied to the desired high-voltage rail, and the output current must remain within the 8 mA sink limit per pin to maintain VOL ≤ 0.5 V.
Can the SN74LS136D replace the SN74LS86 in an existing design?
No, the SN74LS136D cannot directly replace the SN74LS86 because it features open-collector outputs versus the totem-pole outputs of the SN74LS86. Removing the SN74LS86 and installing the SN74LS136D without adding pull-up resistors will result in floating HIGH states and logic failure. The SN74LS136D requires external pull-ups on all four outputs and is intended for wired-AND or level-shifted applications-not direct drop-in substitution.
Does the SN74LS136D support mixed-voltage operation between input and output rails?
Yes-the SN74LS136D supports mixed-voltage operation: inputs operate strictly at 5 V TTL levels (VIL ≤ 0.8 V, VIH ≥ 2.0 V), while outputs can sink current into pull-up rails up to 15 V. This enables clean interfacing between a 5 V microcontroller and 12 V field devices. However, the SN74LS136D itself must be powered from a 5 V supply (4.75–5.25 V); no internal voltage translation occurs, and input signals must never exceed VCC + 0.5 V.
What is the recommended decoupling for the SN74LS136D?
A 0.1 µF ceramic capacitor placed as close as possible between pin 14 (VCC) and pin 7 (GND) is mandatory for stable SN74LS136D operation. For boards with multiple SN74LS136D devices or high-speed switching, add a bulk 4.7 µF–10 µF tantalum or aluminum electrolytic capacitor near the power entry point. Avoid long traces between the capacitor and SN74LS136D pins, as inductance degrades high-frequency noise suppression and may cause output glitches during fast transitions.
Is the SN74LS136D suitable for automotive applications?
No-the SN74LS136D is rated for 0 °C to 70 °C operation and carries no AEC-Q200 qualification. It lacks the extended temperature range (−40 °C to 125 °C), enhanced ESD protection, and production traceability required for automotive ECUs. For automotive use, consider TI's automotive-qualified alternatives such as the SN74LV86A-Q1, which offers similar XOR functionality with AEC-Q100 Grade 1 compliance and LVCMOS compatibility-but note that it does not provide open-collector outputs or 15 V tolerance like the SN74LS136D.
SN74LS136D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74LS
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- Open Collector
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Quiescent (Max):
- 10 mA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 30ns @ 5V, 15pF
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
SN74LS136D FAQ
1.How can I place an order for SN74LS136D through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS136D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS136D reliable?
The price and inventory of SN74LS136D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS136D is usually 5 days.
3.What payment methods are accepted for SN74LS136D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS136D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS136D?
SN74LS136D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS136D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS136D?
For technical support, including SN74LS136D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS136D requirements.
6.How does Aetrix verify that SN74LS136D is sourced from the original manufacturer or authorized distributors?
All SN74LS136D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS136D meets industry standards.
7.What is the process for return or replacement of SN74LS136D?
All SN74LS136D units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS136D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS136D part is unused and in its original packaging.
Return procedure for SN74LS136D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS136D Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
