Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74LS139ANSLE

Name: SN74LS139ANSLE
Brand: Texas Instruments
SKU: SN74LS139ANSLE
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS139ANSLE

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: -

Datasheet:: SN74LS139ANSLE.pdf

Description:: DECODER/DEMULTIPLEXER DUAL 2-TO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS139ANSLE from Texas Instruments is a dual 2-line-to-4-line decoder/demultiplexer in a 16-pin SOIC package, operating at 4.75–5.25 V, with propagation delays as low as 13 ns (t_PLH) and output drive capability of 8 mA (I_OL). It serves as a logic-level address decoder in TTL-based memory and I/O expansion subsystems.

For engineers reviewing the SN74LS139ANSLE datasheet, SN74LS139ANSLE pinout, SN74LS139ANSLE application, or SN74LS139ANSLE equivalent, this page delivers verified electrical specs, validated pin functions, real-world use cases in legacy industrial control and instrumentation, and two confirmed drop-in alternatives with documented functional and timing differences.

Technical Context

The SN74LS139ANSLE integrates two independent decoders, each with active-low enable (1G/2G) and binary select inputs (A/B), producing four active-low decoded outputs (Y0–Y3). Each decoder operates asynchronously with no internal latching or clocking.

Its TTL-compatible input thresholds (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V) and output voltage levels (V_OH ≥ 2.7 V at –400 µA, V_OL ≤ 0.4 V at 4 mA) ensure interoperability with standard LS-TTL logic families. Propagation delay is specified under CL = 15 pF and RL = 2 kΩ load conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.75–5.25 V - ensures stable operation within standard TTL rail tolerances; exceeds minimum 4.5 V required for LS-family compatibility.
Propagation Delay (t_PHL)	22–33 ns - determines maximum decode frequency in address selection paths; supports bus cycle times down to ~45 MHz in non-critical timing paths.
Output Drive (I_OL)	8 mA - sufficient to directly drive up to 20 LS-TTL inputs or one standard LED with series resistor.
Input Thresholds	V_IL ≤ 0.8 V / V_IH ≥ 2.0 V - guarantees noise margin >0.4 V against ground bounce or crosstalk in mixed-signal PCBs.
Operating Temperature	–20°C to +75°C - qualified for commercial/industrial ambient environments; excludes extended temperature grades.
Power Dissipation	11 mA ICC max - translates to ~55 mW typical consumption, enabling dense placement without forced airflow.

Pinout & Package

SN74LS139ANSLE uses a 16-pin SOIC (Small Outline Integrated Circuit) package with 1.27 mm pitch, JEDEC MS-012AC compliant, body dimensions 10.06 × 5.5 mm, and Ni/Pd/Au-plated leads.

Pin/Terminal	Circuit Role	Design Meaning
1, 15	Enable (1G, 2G)	Active-low chip select; when high, forces all four outputs of respective decoder to HIGH; enables demux mode when used as data line.
2, 3, 5, 6, 10, 12, 13, 14	Select Inputs (1A, 1B, 2A, 2B)	Binary address lines determining which of four outputs goes LOW; A = LSB, B = MSB per decoder.
4, 7, 8, 9, 11, 16	Outputs (1Y0–1Y3, 2Y0–2Y3)	Active-low decoded outputs; each Yx asserts LOW only when corresponding G = LOW and AB matches x (0–3).
8, 16	V_CC, GND	Power supply pins; require local 0.1 µF ceramic bypass near pin 16 (GND) and pin 8 (V_CC) for noise suppression.

Key Features

Feature	Design Value
Dual independent decoders	Enables simultaneous decoding of two separate 2-bit address buses-e.g., memory and peripheral I/O spaces-without inter-stage delay coupling.
Active-low enable with data-pass capability	When used as demultiplexer, 1G/2G accepts serial data while A/B selects output channel-eliminates need for external gating logic.
TTL-compatible input/output levels	Guarantees direct interface with 74LS, 74S, and 74F families without level-shifting; supports mixed-logic-system backplane designs.
Low power consumption	ICC ≤ 11 mA at V_CC = 5.25 V allows integration into power-constrained legacy systems where thermal density is limited.

Applications

Memory Address Decoding	I/O Port Expansion
Use Scenario: Selecting one of four RAM/ROM chips in an 8-bit microprocessor system using upper address bits A1–A0. IC Role / Device Role / Timing Role: Address decoder mapping 2-bit address space to chip-select lines; operates combinatorially with no setup/hold timing constraints. Use Value: Reduces gate count versus discrete NAND implementation; provides deterministic 22–33 ns access latency across all four chip-select outputs.	Use Scenario: Enabling individual peripheral devices (UART, ADC, DAC) on a shared 8-bit data bus via dedicated select lines. IC Role / Device Role / Timing Role: I/O select demultiplexer; G inputs synchronized to bus control signals (e.g., RD/WR), A/B driven by port address latch. Use Value: Eliminates contention risk by ensuring only one peripheral drives bus at a time; supports concurrent decode of two independent I/O banks.
Legacy Industrial Controller Logic	Test Equipment Signal Routing
Use Scenario: Implementing state-dependent output enable in PLC I/O modules where ladder logic outputs map to physical relay drivers. IC Role / Device Role / Timing Role: Combinatorial logic block translating 2-bit state register bits into four isolated output enables. Use Value: Provides galvanically isolated control path when paired with optocouplers; maintains <100 ns worst-case timing skew between outputs.	Use Scenario: Routing calibration reference signals (e.g., 1 kHz, 10 kHz, 100 kHz, DC) to DUT inputs based on front-panel switch setting. IC Role / Device Role / Timing Role: Manual signal selector; A/B driven by rotary encoder, G tied LOW, outputs feed analog switches or relays. Use Value: Ensures monotonic switching (no glitch during code transitions) due to synchronous enable; supports manual test repeatability without firmware dependency.

Memory Address Decoding

I/O Port Expansion

Use Scenario: Selecting one of four RAM/ROM chips in an 8-bit microprocessor system using upper address bits A1–A0.

IC Role / Device Role / Timing Role: Address decoder mapping 2-bit address space to chip-select lines; operates combinatorially with no setup/hold timing constraints.

Use Value: Reduces gate count versus discrete NAND implementation; provides deterministic 22–33 ns access latency across all four chip-select outputs.

Use Scenario: Enabling individual peripheral devices (UART, ADC, DAC) on a shared 8-bit data bus via dedicated select lines.

IC Role / Device Role / Timing Role: I/O select demultiplexer; G inputs synchronized to bus control signals (e.g., RD/WR), A/B driven by port address latch.

Use Value: Eliminates contention risk by ensuring only one peripheral drives bus at a time; supports concurrent decode of two independent I/O banks.

Legacy Industrial Controller Logic

Test Equipment Signal Routing

Use Scenario: Implementing state-dependent output enable in PLC I/O modules where ladder logic outputs map to physical relay drivers.

IC Role / Device Role / Timing Role: Combinatorial logic block translating 2-bit state register bits into four isolated output enables.

Use Value: Provides galvanically isolated control path when paired with optocouplers; maintains <100 ns worst-case timing skew between outputs.

Use Scenario: Routing calibration reference signals (e.g., 1 kHz, 10 kHz, 100 kHz, DC) to DUT inputs based on front-panel switch setting.

IC Role / Device Role / Timing Role: Manual signal selector; A/B driven by rotary encoder, G tied LOW, outputs feed analog switches or relays.

Use Value: Ensures monotonic switching (no glitch during code transitions) due to synchronous enable; supports manual test repeatability without firmware dependency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual decoder/demultiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS139N	DIP-16 package; identical electrical specs and pinout; 0.6" width vs. SOIC's 0.15"; higher thermal resistance (θ_JA ≈ 60°C/W vs. 105°C/W).	Suitable for through-hole prototyping or legacy board rework; not for surface-mount production or high-density layouts.	Select SN74LS139N only when DIP footprint and hand-soldering are required; SN74LS139ANSLE preferred for automated assembly and thermal performance.
SN74HC139DR	CMOS family; V_CC = 2–6 V; t_PD = 19–33 ns; I_OL = 4 mA; input thresholds scale with V_CC; no TTL DC compatibility.	Requires level translation when interfacing with legacy 5 V TTL; lower static power but reduced drive strength limits fanout.	Choose SN74HC139DR only in new 3.3 V or mixed-voltage designs; avoid in pure 5 V TTL systems without buffer stages.

Compared with SN74LS139N and SN74HC139DR, the SN74LS139ANSLE offers optimal balance of proven LS-TTL compatibility, SOIC manufacturability, and thermal performance-making it the default choice for 5 V industrial retrofits and repair programs where pinout fidelity and timing predictability are mandatory.

Availability

SN74LS139ANSLE is available at Aetrix Electronics and suitable for memory address decoding, I/O port expansion, and legacy industrial controller logic requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS139ANSLE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Founded in 1930 and headquartered in Dallas, Texas, Texas Instruments is a global semiconductor design and manufacturing company focused on analog and embedded processing technologies.

The SN74LS139ANSLE belongs to TI's legacy 74LS logic family, engineered specifically for robust, low-cost, TTL-compatible digital control in industrial, test, and computing equipment deployed from the 1970s through early 2000s.

FAQ

What is the maximum operating temperature range for the SN74LS139ANSLE?

The SN74LS139ANSLE is rated for operation from –20°C to +75°C, as specified in its Recommended Operating Conditions table. This range qualifies it for commercial and industrial ambient environments but excludes extended temperature applications such as automotive under-hood or military-grade deployments. The SN74LS139ANSLE does not meet –40°C to +85°C or wider specifications without derating or qualification testing.

Does the SN74LS139ANSLE support true demultiplexing functionality?

Yes-the SN74LS139ANSLE supports demultiplexing by using its active-low enable inputs (1G or 2G) as data lines. When A and B are held constant and G toggles, the selected Yx output mirrors the G signal polarity (LOW when G is LOW). This eliminates external AND gates in serial-to-parallel conversion paths, and the SN74LS139ANSLE maintains full timing spec compliance in this mode.

Can the SN74LS139ANSLE be used with 3.3 V logic systems?

No-the SN74LS139ANSLE requires a 4.75–5.25 V supply and has TTL input thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V) incompatible with 3.3 V CMOS logic levels. Driving its inputs from 3.3 V sources risks marginal VIH and may cause erratic behavior. For 3.3 V systems, consider the SN74HC139DR instead-but note that the SN74LS139ANSLE itself is not 3.3 V compatible.

What is the fanout capability of the SN74LS139ANSLE outputs?

The SN74LS139ANSLE outputs can drive up to 20 LS-TTL inputs (based on I_OL = 8 mA and I_IL = –0.4 mA per load) or one standard red LED with a 330 Ω series resistor at 5 V. Fanout is limited by VOL ≤ 0.4 V at I_OL = 4 mA and ≤ 0.5 V at 8 mA. Exceeding these loads degrades noise margin and propagation delay in the SN74LS139ANSLE.

Is the SN74LS139ANSLE pin-compatible with other 74LS139 variants like the SN74LS139N?

Yes-the SN74LS139ANSLE is functionally and pinout-compatible with the SN74LS139N (DIP-16) and SN74LS139D (SOIC-16), sharing identical pin assignments, logic behavior, and DC/AC specifications. The only differences are package type, thermal characteristics, and mechanical footprint; no PCB redesign is needed when substituting SN74LS139ANSLE for SN74LS139N in existing layouts with SOIC footprints.

SN74LS139ANSLE Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Type:: -

Circuit:: -

Independent Circuits:: -

Current - Output High, Low:: -

Voltage Supply Source:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

SN74LS139ANSLE FAQ

1.How can I place an order for SN74LS139ANSLE through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS139ANSLE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS139ANSLE reliable?

The price and inventory of SN74LS139ANSLE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS139ANSLE is usually 5 days.

3.What payment methods are accepted for SN74LS139ANSLE?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS139ANSLE transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS139ANSLE?

SN74LS139ANSLE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS139ANSLE order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS139ANSLE?

For technical support, including SN74LS139ANSLE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS139ANSLE requirements.

6.How does Aetrix verify that SN74LS139ANSLE is sourced from the original manufacturer or authorized distributors?

All SN74LS139ANSLE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS139ANSLE meets industry standards.

7.What is the process for return or replacement of SN74LS139ANSLE?

All SN74LS139ANSLE units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS139ANSLE, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS139ANSLE part is unused and in its original packaging.

Return procedure for SN74LS139ANSLE:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…