Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74LS153NSR

Name: SN74LS153NSR
Brand: Texas Instruments
SKU: SN74LS153NSR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS153NSR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SOIC (0.209", 5.30mm Width)

Datasheet:: SN74LS153NSR.pdf

Description:: IC MULTIPLEXER 2 X 4:1 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,562

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS153NSR from Texas Instruments is a dual 4-line to 1-line data selector/multiplexer in a 16-pin SOP (NS) package, operating from 4.75 V to 5.25 V, with typical propagation delay of 15 ns at V_CC = 5 V and T_A = 25 °C, used for digital signal routing in TTL-compatible logic systems such as address decoding and data path control.

For engineers reviewing the SN74LS153NSR datasheet, SN74LS153NSR pinout, SN74LS153NSR application, or SN74LS153NSR equivalent, key selection considerations include its dual independent 4:1 multiplexer architecture, TTL-level input thresholds, guaranteed fan-out of 20 LS-TTL loads, and compatibility with legacy 74LS logic families in industrial control and instrumentation designs.

Technical Context

The SN74LS153NSR implements two identical 4-input, 1-output multiplexers sharing common select lines (S₀, S₁) and individual strobe inputs (1G̅, 2G̅), enabling independent enable-controlled data routing. Each section selects one of four data inputs (1A0–1A3 or 2A0–2A3) based on binary-coded select signals.

It operates strictly within the bipolar TTL process domain, with input clamp diodes, guaranteed noise margins (0.4 V low, 0.4 V high), and output drive capability of –0.4 mA (I_OH) and 8 mA (I_OL) under standard conditions - no CMOS compatibility, no 3.3-V operation, and no internal latching or storage function.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	74LS (Low-power Schottky TTL), ensuring interoperability with legacy 74LS/74S devices and defined voltage thresholds.
Supply Voltage	4.75 V to 5.25 V - requires regulated 5-V rail; operation outside this range invalidates timing and DC specs.
Propagation Delay	15 ns max (1G̅ to 1Y), 17 ns max (1A0–1A3 to 1Y) - sets maximum clock/data rate for synchronous routing in combinatorial logic paths.
Fan-out	20 LS-TTL loads - defines how many downstream 74LS inputs it can directly drive without buffering.
Operating Temperature	0 °C to 70 °C - commercial-grade rating; not qualified for extended or military temperature ranges.
Package	SOP (NS), 16-pin, 1.27 mm pitch, 8.1 mm × 10.4 mm body - surface-mount compatible with standard reflow profiles (MSL Level-1).

Pinout & Package

SOP (NS) package: 16-pin small-outline plastic, 1.27 mm lead pitch, 8.1 mm × 10.4 mm body size, 2.00 mm max height, gull-wing leads, RoHS-compliant NiPdAu finish, MSL Level-1 (unlimited floor life).

Pin/Terminal	Circuit Role	Design Meaning
1, 15	Strobe (1G̅, 2G̅)	Active-low enable per multiplexer section; forces Y output high-impedance when asserted.
2–5, 10–13	Data Inputs (1A0–1A3, 2A0–2A3)	Four independent TTL-compatible data sources per section; no internal pull-ups or level-shifting.
6, 7, 14	Select Lines (S₀, S₁, GND)	S₀/S₁ jointly determine which of four inputs passes to Y; GND is power reference for both sections.
9, 16	Outputs (1Y, 2Y)	Active-high, totem-pole TTL outputs capable of sinking 8 mA or sourcing –0.4 mA.
8	V_CC	+5 V supply pin - must be decoupled locally; no internal regulation or brownout protection.

Key Features

Feature	Design Value
Dual independent 4:1 multiplexers	Enables two parallel data-selection paths using shared select lines - reduces control logic overhead in bus arbitration.
Standard TTL input/output levels	Guarantees interoperability with 74LS, 74S, and 74F families without level translation in mixed-logic systems.
Individual strobe control per section	Allows selective disabling of one multiplexer while the other remains active - critical for time-multiplexed I/O management.
15 ns typical propagation delay	Supports reliable operation up to ~30 MHz in non-critical combinatorial paths with adequate setup/hold margin.

Applications

Address Decoding	Parallel Data Routing
Use Scenario: Selecting one of four memory or peripheral chip-select lines based on upper address bits in an 8-bit microprocessor system. IC Role / Device Role / Timing Role: Combinatorial address decoder implementing 2-bit selection logic without latches or clocks. Use Value: Eliminates need for discrete gates or PLD programming; provides deterministic 15 ns decode latency with TTL-compatible drive strength.	Use Scenario: Switching between four sensor data streams into a single ADC input channel in a data acquisition module. IC Role / Device Role / Timing Role: Analog front-end signal router synchronized to system clock edges via external select control. Use Value: Maintains signal integrity by avoiding CMOS transmission gates; supports DC-coupled TTL-level sensor outputs directly.
Bus Multiplexing	Test Mode Selection
Use Scenario: Sharing a single UART TX line among four microcontroller subsystems in a modular industrial controller. IC Role / Device Role / Timing Role: Digital bus switch controlled by system mode register bits during initialization. Use Value: Reduces PCB trace count and connector pins; avoids contention via active-low strobes that isolate unused sections.	Use Scenario: Configuring diagnostic test patterns by selecting one of four predefined logic states injected into a DUT's control bus. IC Role / Device Role / Timing Role: Static configuration selector activated only during power-up or service mode entry. Use Value: Provides deterministic, glitch-free test vector selection with no metastability risk - unlike clocked alternatives.

Address Decoding

Parallel Data Routing

Use Scenario: Selecting one of four memory or peripheral chip-select lines based on upper address bits in an 8-bit microprocessor system.

IC Role / Device Role / Timing Role: Combinatorial address decoder implementing 2-bit selection logic without latches or clocks.

Use Value: Eliminates need for discrete gates or PLD programming; provides deterministic 15 ns decode latency with TTL-compatible drive strength.

Use Scenario: Switching between four sensor data streams into a single ADC input channel in a data acquisition module.

IC Role / Device Role / Timing Role: Analog front-end signal router synchronized to system clock edges via external select control.

Use Value: Maintains signal integrity by avoiding CMOS transmission gates; supports DC-coupled TTL-level sensor outputs directly.

Bus Multiplexing

Test Mode Selection

Use Scenario: Sharing a single UART TX line among four microcontroller subsystems in a modular industrial controller.

IC Role / Device Role / Timing Role: Digital bus switch controlled by system mode register bits during initialization.

Use Value: Reduces PCB trace count and connector pins; avoids contention via active-low strobes that isolate unused sections.

Use Scenario: Configuring diagnostic test patterns by selecting one of four predefined logic states injected into a DUT's control bus.

IC Role / Device Role / Timing Role: Static configuration selector activated only during power-up or service mode entry.

Use Value: Provides deterministic, glitch-free test vector selection with no metastability risk - unlike clocked alternatives.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS153N	Same logic function and DC specs, but in 16-pin PDIP (N) package with through-hole mounting and 0–70 °C rating.	Requires PCB through-hole layout; better for prototyping or legacy board upgrades where SOP rework is impractical.	Choose SN74LS153N for hand-soldered prototypes or field-replaceable modules needing mechanical robustness.
SN74LS253DR	Functionally identical dual 4:1 mux, but with complementary outputs (Y and Y̅) and SOIC-D package; otherwise matched timing and drive.	Required when inverted output is needed without external inverters - reduces component count in feedback or differential signaling paths.	Choose SN74LS253DR if your design uses both true and complemented multiplexed outputs simultaneously.

Compared with SN74LS153N and SN74LS253DR, the SN74LS153NSR offers surface-mount compatibility and tape-and-reel packaging for automated assembly, while retaining identical logic behavior and electrical interface - making it optimal for high-volume commercial PCB production where space and assembly efficiency matter.

Availability

SN74LS153NSR is available at Aetrix Electronics and suitable for industrial control panels, test equipment interfaces, and legacy system upgrades requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS153NSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions with broad manufacturing scale and long-term product lifecycle commitment.

The SN74LS153NSR belongs to TI's legacy 74LS logic family, designed specifically for backward-compatible replacement of original 74153 and 74S153 devices in commercial-grade digital systems requiring proven reliability and minimal redesign effort.

FAQ

What is the maximum clock/data rate supported by SN74LS153NSR?

The SN74LS153NSR is a purely combinatorial device with no internal clock; its usable data rate depends on propagation delay and system timing margins. With a maximum t_pd of 17 ns (input-to-output), it supports reliable operation up to approximately 30 MHz in well-designed PCB layouts with proper termination and decoupling - though actual rate depends on setup/hold timing of driving and receiving devices.

Does SN74LS153NSR support 3.3-V logic interfaces?

No, SN74LS153NSR is a 5-V-only TTL device. Its input thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) and output voltages (V_OL ≤ 0.5 V, V_OH ≥ 2.7 V at I_OL/I_OH) are specified only for V_CC = 4.75–5.25 V. Direct connection to 3.3-V logic may cause undefined states or excessive current draw and is not recommended without level-shifting circuitry.

Can SN74LS153NSR be used as a 1-of-8 multiplexer?

No, SN74LS153NSR contains two independent 4:1 multiplexers, not a single 8:1 function. To implement 1-of-8 selection, external logic (e.g., an additional select bit controlling the strobes or OR-ing outputs) is required - the SN74LS153NSR itself does not provide 3-bit select decoding or output combining capability.

Is SN74LS153NSR pin-compatible with SN74LS253DR?

Yes, SN74LS153NSR and SN74LS253DR share identical pinouts in their respective SOP (NS) and SOIC (D) packages - both use 16-pin configurations with matching signal assignments for V_CC, GND, select lines, strobes, inputs, and outputs. However, SN74LS253DR provides complementary outputs (Y and Y̅), whereas SN74LS153NSR provides only true outputs (Y).

What is the meaning of "NS" in SN74LS153NSR?

The "NS" in SN74LS153NSR denotes the package type: SOP (Small Outline Package) with 16 pins, 1.27 mm lead pitch, and standardized JEDEC MO-153AC dimensions. The "R" suffix indicates tape-and-reel packaging (2000 units per reel), optimized for automated SMT placement - distinct from tube-packaged variants like SN74LS153N.

SN74LS153NSR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 16-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Multiplexer

Circuit:: 2 x 4:1

Independent Circuits:: 1

Current - Output High, Low:: 400µA, 8mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

SN74LS153NSR FAQ

1.How can I place an order for SN74LS153NSR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS153NSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS153NSR reliable?

The price and inventory of SN74LS153NSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS153NSR is usually 5 days.

3.What payment methods are accepted for SN74LS153NSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS153NSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS153NSR?

SN74LS153NSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS153NSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS153NSR?

For technical support, including SN74LS153NSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS153NSR requirements.

6.How does Aetrix verify that SN74LS153NSR is sourced from the original manufacturer or authorized distributors?

All SN74LS153NSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS153NSR meets industry standards.

7.What is the process for return or replacement of SN74LS153NSR?

All SN74LS153NSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS153NSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS153NSR part is unused and in its original packaging.

Return procedure for SN74LS153NSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…