Texas Instruments SN74LS156D
- Part No.:
- SN74LS156D
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS156D.pdf
- Description:
- IC DECODER/DEMUX 2X1:4 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,299
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS156D from Texas Instruments is a dual 2-line-to-4-line decoder/demultiplexer in a 16-pin SOIC package, operating over 0°C to 70°C, with TTL-compatible inputs and open-collector outputs enabling wired-AND logic implementation in address decoding and data routing applications.
For engineers reviewing the SN74LS156D datasheet, SN74LS156D pinout, SN74LS156D application, or SN74LS156D equivalent, key selection considerations include its dual independent decoder structure, open-collector output drive capability, TTL input thresholds, propagation delay (typ. 25 ns), and compatibility with legacy 74LS logic families in industrial control and instrumentation systems.
Technical Context
This device integrates two identical 2-to-4 line decoders on a single die, each with two active-low address inputs (A₀, A₁), one active-low enable (G̅), and four active-low open-collector outputs (Y₀–Y₃). No internal logic connects the two sections - they operate fully independently.
Each decoder section implements standard binary decoding: when G̅ = LOW, outputs Y₀–Y₃ go LOW corresponding to the binary value of A₁A₀ (00→Y₀, 01→Y₁, 10→Y₂, 11→Y₃); all outputs remain HIGH when G̅ = HIGH. Output sink current rating is 8 mA per channel at VOL ≤ 0.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual independent 2-line-to-4-line decoder/demultiplexer with active-low outputs |
| Logic Family | 74LS TTL - compatible with standard LS input thresholds and drive requirements |
| Output Type | Open-collector - enables wired-AND bus interfacing and level translation via external pull-up |
| Propagation Delay | 25 ns max (tPLH/tPHL at VCC = 5 V, TA = 25°C) - defines maximum clock/data rate in synchronous decode paths |
| Supply Voltage | 4.75 V to 5.25 V - requires regulated 5 V rail; not tolerant of wider voltage ranges |
| Operating Temperature | 0°C to 70°C - commercial-grade rating; unsuitable for extended industrial or automotive environments |
| Output Sink Current | 8 mA per output at VOL ≤ 0.5 V - determines minimum pull-up resistor value for bus loading |
Pinout & Package
SN74LS156D is housed in a 16-pin Small Outline Integrated Circuit (SOIC) package (Package Drawing D), 7.5 mm wide, 10.3 mm long, 2.0 mm max height, with 1.27 mm pitch gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | G̅ (Enable) | Active-low enable for each decoder section; G̅ = HIGH disables all outputs (forces HIGH via pull-up) |
| 2, 3, 5, 6 | A₀, A₁ (Address Inputs) | Binary select lines for respective decoder; TTL-compatible thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) |
| 4, 7, 9, 10, 12, 13 | Y₀–Y₃ (Outputs) | Active-low open-collector outputs; require external pull-up resistors to VCC or another logic rail |
| 8 | GND | Ground reference for all internal circuitry and output sinks |
| 16 | VCC | +5 V supply; powers internal logic; no internal regulation or bypassing provided |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent decoders | Enables two separate 2-to-4 decode functions on one IC - reduces board space vs. two discrete 74LS139s |
| Open-collector outputs | Supports wired-AND bus architectures and mixed-voltage interfacing (e.g., driving 3.3 V logic with appropriate pull-up) |
| TTL-compatible inputs | Directly interfaces with 74LS, 74S, and microcontroller GPIO without level-shifting |
| Low propagation delay | 25 ns typical ensures timing-critical address decoding in CPU peripheral selection and memory mapping |
| Standard SOIC footprint | Compatible with automated SMT assembly and widely supported PCB land patterns (NS0016A outline) |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
Use Scenario: Selecting one of four RAM/ROM chips in an 8-bit microcomputer system using upper address bits. IC Role / Device Role / Timing Role: SN74LS156D acts as a dual address decoder - one section selects memory bank A/B, the other selects chip within bank. Use Value: Reduces decode latency versus discrete gate solutions and eliminates need for additional inverters due to active-low outputs matching typical chip-select polarity. | Use Scenario: Enabling UART, timer, or I/O port peripherals based on decoded I/O address range in an embedded controller. IC Role / Device Role / Timing Role: SN74LS156D provides synchronized, glitch-free peripheral enable signals derived from address bus and control strobes. Use Value: Ensures deterministic peripheral activation timing with <25 ns delay, critical for meeting setup/hold windows in parallel bus interfaces. |
| Bus Arbitration Control | LED Segment Driver Enable |
Use Scenario: Managing shared data bus access among multiple masters in a test equipment backplane. IC Role / Device Role / Timing Role: SN74LS156D generates mutually exclusive bus grant signals using encoded priority inputs. Use Value: Open-collector outputs allow direct wired-AND arbitration resolution without external logic gates or pull-down resistors. | Use Scenario: Driving common-anode 7-segment displays where segments are multiplexed across four digits. IC Role / Device Role / Timing Role: SN74LS156D selects active digit position by enabling corresponding digit driver transistor base. Use Value: Active-low outputs directly interface with NPN digit drivers; TTL drive strength supports >10 mA base current for high-brightness LED operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 2-to-4 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS139DR | Same function, pinout, and electrical specs; newer revision with updated process and RoHS compliance. | Identical use cases; preferred for new designs requiring current TI production support. | Select SN74LS139DR if long-term availability and modern packaging (SOIC-D) are required. |
| SN74HC139DR | CMOS family: higher noise immunity, lower power (2 µA ICC), wider VCC (2–6 V), but slower propagation (24 ns @ 6 V, 40 ns @ 2 V). | Suitable for battery-powered or mixed-voltage systems; requires level translation when interfacing with legacy TTL. | Choose SN74HC139DR for low-power or multi-rail designs; avoid if strict 74LS timing or drive compatibility is mandatory. |
Compared with SN74LS156D, SN74LS139DR offers identical functionality with enhanced manufacturability and lifecycle support, while SN74HC139DR trades TTL compatibility for CMOS advantages - making the former a drop-in replacement and the latter a functional alternative requiring design validation.
Availability
SN74LS156D is available at Aetrix Electronics and suitable for legacy system repair, industrial control retrofitting, and educational lab equipment requiring stable component supply of discontinued 74LS-series logic.
Supply support for SN74LS156D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic products with broad industrial and aerospace heritage.
The SN74LS156D belongs to TI's legacy 74LS TTL logic family, designed for reliable, medium-speed digital control in cost-sensitive, non-portable systems of the 1970s–1990s.
FAQ
What is the primary function of the SN74LS156D?
The SN74LS156D is a dual 2-line-to-4-line decoder/demultiplexer with active-low open-collector outputs. Each of its two independent sections accepts two binary address inputs and one active-low enable signal to assert exactly one of four active-low outputs - enabling precise selection of memory banks, peripherals, or display digits in TTL-based digital systems. Its design centers on deterministic, low-latency decoding without internal latching.
Does the SN74LS156D support 3.3 V logic interfacing?
The SN74LS156D is a 5 V-only TTL device with input thresholds defined for 5 V operation (VIL ≤ 0.8 V, VIH ≥ 2.0 V), so direct connection to 3.3 V CMOS outputs may result in marginal or unreliable HIGH-level recognition. However, its open-collector outputs can drive 3.3 V buses when pulled up to 3.3 V - provided the output sink current (≤8 mA) and VOL (≤0.5 V) remain within spec. Level translation is recommended for robust 3.3 V → SN74LS156D input interfacing.
What is the maximum output sink current per pin on the SN74LS156D?
Each output pin of the SN74LS156D is rated for a maximum sink current of 8 mA when VOL is held at or below 0.5 V. This specification defines the minimum allowable pull-up resistor value for a given supply voltage - e.g., with a 5 V pull-up, RPULLUP ≥ (5 V − 0.5 V) / 8 mA = 562 Ω. Exceeding this current risks output voltage degradation or long-term reliability issues.
Is the SN74LS156D pin-compatible with the SN74LS139?
Yes - the SN74LS156D and SN74LS139 share identical pin assignments, electrical specifications, and functional behavior. The SN74LS139 is the standardized, currently produced successor to the SN74LS156D; both devices implement dual 2-to-4 decoding with active-low open-collector outputs in a 16-pin SOIC package. TI documentation confirms functional and mechanical equivalence, making SN74LS139DR a direct replacement for SN74LS156D in new and legacy designs.
Why is the SN74LS156D marked as Obsolete in TI's packaging addendum?
The SN74LS156D is designated Obsolete in TI's official packaging documentation because TI discontinued its active production and marketing in favor of the functionally identical and improved SN74LS139. While SN74LS156D remains available through authorized distributors and legacy stock channels, TI no longer manufactures it - meaning long-term supply relies on existing inventory rather than ongoing wafer fabrication. Aetrix Electronics maintains traceable, tested stock to support repair and maintenance of legacy systems dependent on this part.
SN74LS156D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 2 x 1:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 100µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74LS156D FAQ
1.How can I place an order for SN74LS156D through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS156D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS156D reliable?
The price and inventory of SN74LS156D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS156D is usually 5 days.
3.What payment methods are accepted for SN74LS156D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS156D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS156D?
SN74LS156D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS156D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS156D?
For technical support, including SN74LS156D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS156D requirements.
6.How does Aetrix verify that SN74LS156D is sourced from the original manufacturer or authorized distributors?
All SN74LS156D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS156D meets industry standards.
7.What is the process for return or replacement of SN74LS156D?
All SN74LS156D units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS156D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS156D part is unused and in its original packaging.
Return procedure for SN74LS156D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS156D Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
