Texas Instruments SN74LS157D
- Part No.:
- SN74LS157D
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS157D.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:102
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS157D from Texas Instruments is a quad 2-line to 1-line data selector/multiplexer in a 16-pin SOIC package, operating over 0°C to 70°C, with typical propagation delay of 15 ns at VCC = 5 V and IOL = 8 mA, used for digital signal routing in TTL-compatible logic systems.
For engineers reviewing the SN74LS157D datasheet, SN74LS157D pinout, SN74LS157D application, or SN74LS157D equivalent, key selection considerations include its quad 2:1 multiplexing function, TTL-level input thresholds, complementary enable control (G̅), and compatibility with legacy 74LS logic families in industrial control and instrumentation interfaces.
Technical Context
The SN74LS157D implements four independent 2-input multiplexers sharing a common strobe (G̅) and select (S) control line, enabling simultaneous routing of four bit-pairs based on a single address bit. Its internal architecture uses standard TTL bipolar transistor logic with Schottky-clamped outputs to suppress saturation delay.
It features active-low enable (G̅) that forces all Y outputs high-impedance when asserted, and a non-inverting select (S) that routes A inputs to Y when low and B inputs to Y when high. Input thresholds are defined per TTL specifications: VIL ≤ 0.8 V, VIH ≥ 2.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74LS TTL - ensures interoperability with legacy LS-series logic and predictable DC noise margins. |
| Function | Quad 2-line to 1-line data selector - routes four parallel signals using one shared select line and one enable. |
| Propagation Delay | 15 ns max (tPLH/tPHL) at VCC = 5 V - defines maximum clock-to-output timing for synchronous bus arbitration. |
| Output Drive | 8 mA sink / 0.4 mA source - supports direct fan-out to 10 standard TTL loads without buffering. |
| Supply Voltage | 4.75 V to 5.25 V - requires regulated 5 V supply; operation outside this range risks logic instability or damage. |
| Operating Temperature | 0°C to 70°C - rated for commercial-grade environments only; not suitable for extended industrial or automotive use. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - defines valid logic-low and logic-high voltage windows for reliable switching. |
Pinout & Package
SN74LS157D is housed in a 16-pin SOIC (D) package with 1.27 mm pitch, 7.5 mm body width, and 2.00 mm max height. Pin 1 is located at the top-left corner with notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G̅) | Active-low enable | When low, enables multiplexing; when high, forces all Y outputs into high-impedance state. |
| 2 (A1) | Data input A, channel 1 | First bit of A-group input; routed to Y1 when S = 0. |
| 3 (B1) | Data input B, channel 1 | First bit of B-group input; routed to Y1 when S = 1. |
| 4 (Y1) | Output, channel 1 | Selected output for first bit pair; driven low or high depending on selected input and G̅ state. |
| 5 (A2) | Data input A, channel 2 | Second bit of A-group input; routed to Y2 when S = 0. |
| 6 (B2) | Data input B, channel 2 | Second bit of B-group input; routed to Y2 when S = 1. |
| 7 (Y2) | Output, channel 2 | Selected output for second bit pair; complements Y1 behavior under same control signals. |
| 8 (GND) | Ground reference | Primary return path for all internal current sinks and logic reference. |
| 9 (Y3) | Output, channel 3 | Third selected output; shares S and G̅ with other channels for synchronized routing. |
| 10 (B3) | Data input B, channel 3 | Third bit of B-group input; paired with A3 on pin 11. |
| 11 (A3) | Data input A, channel 3 | Third bit of A-group input; routed to Y3 when S = 0. |
| 12 (Y4) | Output, channel 4 | Fourth selected output; completes quad multiplexing function. |
| 13 (B4) | Data input B, channel 4 | Fourth bit of B-group input; paired with A4 on pin 14. |
| 14 (A4) | Data input A, channel 4 | Fourth bit of A-group input; routed to Y4 when S = 0. |
| 15 (S) | Select control | Non-inverting address line: selects A inputs when low, B inputs when high. |
| 16 (VCC) | Positive supply | 5 V power rail; must be decoupled locally to maintain noise immunity during switching. |
Key Features
| Feature | Design Value |
|---|---|
| Quad 2:1 multiplexing | Four independent data paths controlled by one select line - reduces PCB routing complexity in parallel bus applications. |
| Common strobe (G̅) | Single active-low enable disables all outputs simultaneously - enables clean bus isolation during mode transitions. |
| TTL-compatible thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - ensures robust interfacing with standard 74LS/74HC logic without level-shifting. |
| High noise immunity | Typical VNM = 0.4 V (low), 0.4 V (high) - maintains stable operation in electrically noisy industrial enclosures. |
| Complementary output structure | Outputs drive to defined logic states (not open-collector) - simplifies termination and eliminates need for pull-up resistors. |
Applications
| Microprocessor Address Decoding | Legacy Bus Arbitration |
|---|---|
Use Scenario: Selecting between two memory banks or peripheral address spaces in an 8-bit microcontroller system using a single address line. IC Role / Device Role / Timing Role: SN74LS157D acts as a 4-bit address multiplexer, routing A0–A3 from CPU or latch to either ROM or RAM address lines based on chip-select state. Use Value: Enables dual-memory mapping without additional address latches or CPLD logic, preserving board space and reducing gate count. | Use Scenario: Arbitrating between two data sources (e.g., ADC and serial interface) feeding a shared 4-bit data bus in a test instrument. IC Role / Device Role / Timing Role: SN74LS157D serves as a 4-bit data switch, synchronously steering sampled or received data to the bus under microcontroller command. Use Value: Eliminates need for bidirectional transceivers or software-controlled GPIO toggling, improving deterministic latency and reducing firmware overhead. |
| Digital Signal Routing | Logic State Monitoring |
Use Scenario: Routing four diagnostic signals (e.g., status flags from multiple subsystems) to a single 4-bit LED display or logic analyzer input. IC Role / Device Role / Timing Role: SN74LS157D functions as a manual or software-controlled signal selector, allowing operators to view different subsystem states via shared indicators. Use Value: Reduces front-panel wiring and indicator count while maintaining real-time visibility across multiple functional blocks. | Use Scenario: Monitoring internal logic states (e.g., register bits or control flags) during hardware debug of a vintage TTL-based controller. IC Role / Device Role / Timing Role: SN74LS157D provides selectable access to four internal nodes, enabling oscilloscope or logic probe connection to any one of them via front-panel switch. Use Value: Avoids permanent test points or soldering wires directly to IC pins, supporting non-invasive, repeatable debugging across production units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS157N | Same logic function and electrical specs, but in 16-pin PDIP package with through-hole mounting and 0°C to 70°C rating. | Suitable for prototyping, breadboarding, or legacy through-hole PCBs where SOIC footprint is incompatible. | Choose SN74LS157N for hand-soldered prototypes or repair of older equipment using DIP sockets. |
| SN74LS157DR | Identical function, SOIC package, RoHS-compliant NiPdAu lead finish, and tape-and-reel packaging (2500 pcs); otherwise electrically identical to SN74LS157D. | Designed for automated SMT assembly lines requiring RoHS compliance and reel-fed placement. | Choose SN74LS157DR for volume production with modern SMT processes and environmental compliance requirements. |
Compared with SN74LS157D, SN74LS157N offers mechanical compatibility with legacy through-hole designs, while SN74LS157DR provides RoHS compliance and optimized packaging for high-volume SMT manufacturing - neither alters logic behavior or timing, making both drop-in replacements in their respective assembly contexts.
Availability
SN74LS157D is available at Aetrix Electronics and suitable for industrial control panels, legacy instrumentation interfaces, and educational electronics kits requiring stable component supply and long-term obsolescence management.
Supply support for SN74LS157D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with broad industrial, automotive, and consumer product portfolios.
The SN74LS157D belongs to TI's legacy 74LS logic family, designed specifically for TTL-compatible digital systems requiring reliable, low-cost, discrete logic functions in commercial temperature environments.
FAQ
What is the primary function of the SN74LS157D?
The SN74LS157D is a quad 2-line to 1-line data selector/multiplexer. It routes four independent bit-pairs (A1–A4 and B1–B4) to corresponding outputs (Y1–Y4) based on a shared select (S) input and enabled by an active-low strobe (G̅). This allows synchronized selection of one of two 4-bit data sources in TTL-level digital systems, making it ideal for address decoding, bus switching, and signal routing tasks where minimal control lines are preferred.
Is the SN74LS157D pin-compatible with other 74LS multiplexers like the SN74LS158?
No, the SN74LS157D is not pin-compatible with the SN74LS158. While both are quad multiplexers in 16-pin packages, the SN74LS158 is a quad 2-line to 1-line multiplexer with inverted outputs (Y̅), whereas the SN74LS157D provides true (non-inverted) outputs. Their pin assignments differ significantly - for example, SN74LS158 places its select input on pin 15 but uses pin 6 for G̅, unlike SN74LS157D's G̅ on pin 1. Direct substitution would require PCB redesign.
Can the SN74LS157D operate at 3.3 V?
No, the SN74LS157D is not specified for 3.3 V operation. It is designed for 5 V ±5% (4.75 V to 5.25 V) TTL supply rails. Operating below 4.75 V may cause marginal logic thresholds, increased propagation delay, or failure to meet output drive specifications. For 3.3 V systems, consider modern alternatives such as the SN74LVC157A, which is functionally equivalent but 3.3 V compatible.
What does the "D" suffix indicate in SN74LS157D?
The "D" suffix in SN74LS157D denotes the SOIC (Small Outline Integrated Circuit) package type - a 16-pin surface-mount package with 1.27 mm lead pitch and 7.5 mm body width. This distinguishes it from other variants like SN74LS157N (PDIP), SN74LS157NSR (SOP), or military-grade SN54LS157J (CDIP). The "D" package supports automated SMT assembly and offers higher board density than through-hole options.
Does the SN74LS157D support hot swapping or live insertion?
No, the SN74LS157D does not support hot swapping. It lacks built-in protection against supply sequencing, ESD stress during insertion, or back-drive current from live buses. Applying power or signals before VCC is stable may cause latch-up or parametric degradation. Always power-cycle the board before inserting or removing the SN74LS157D, and ensure proper decoupling and grounding to prevent transient-induced failures.
SN74LS157D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74LS157D FAQ
1.How can I place an order for SN74LS157D through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS157D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS157D reliable?
The price and inventory of SN74LS157D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS157D is usually 5 days.
3.What payment methods are accepted for SN74LS157D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS157D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS157D?
SN74LS157D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS157D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS157D?
For technical support, including SN74LS157D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS157D requirements.
6.How does Aetrix verify that SN74LS157D is sourced from the original manufacturer or authorized distributors?
All SN74LS157D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS157D meets industry standards.
7.What is the process for return or replacement of SN74LS157D?
All SN74LS157D units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS157D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS157D part is unused and in its original packaging.
Return procedure for SN74LS157D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS157D Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

