Texas Instruments SN74LS157N
- Part No.:
- SN74LS157N
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74LS157N.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS157N from Texas Instruments is a quad 2-input data selector/multiplexer in a 16-pin PDIP package, operating from 4.75 V to 5.25 V with typical propagation delay of 15 ns and fan-out capability of 20 LS-TTL loads. It performs logic-level signal routing in digital control systems, enabling selection between two 4-bit data buses under a single select line - commonly used in address/data bus switching in legacy microprocessor interfaces.
For engineers reviewing the SN74LS157N datasheet, SN74LS157N pinout, SN74LS157N application, or SN74LS157N equivalent, key selection criteria include its TTL-compatible input thresholds, guaranteed output drive strength at VCC = 5 V, temperature range (0 °C to 70 °C), and compatibility with standard LS-TTL logic families in industrial control and test equipment designs.
Technical Context
The SN74LS157N implements four independent 2:1 multiplexers sharing a common strobe (G̅) and select (S) control. Each channel routes either A or B input to Y output based on S state, with active-low enable G̅ overriding selection. Its bipolar TTL architecture ensures predictable noise margins and deterministic timing across the full commercial temperature range.
All outputs are buffered with totem-pole drivers capable of sourcing 0.4 mA and sinking 8 mA at VCC = 5 V, supporting direct interfacing with other LS-TTL devices without external pull-ups. Input clamp diodes provide ESD protection, and internal circuitry guarantees monotonic switching behavior during select transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | LS-TTL - ensures compatibility with 74LS series, defined input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and output drive levels. |
| Supply Voltage | 4.75 V to 5.25 V - requires regulated +5 V rail; operation outside this range may cause undefined logic states or increased power dissipation. |
| Propagation Delay | 15 ns max (A/B to Y, VCC = 5 V, TA = 25 °C) - sets maximum clock/data rate for synchronous bus steering applications. |
| Output Drive | Sinks 8 mA / Sources 0.4 mA - sufficient to drive 20 LS-TTL inputs directly, eliminating need for buffer stages in most legacy designs. |
| Operating Temperature | 0 °C to 70 °C - qualified for commercial-grade environments including office automation, lab instruments, and non-automotive embedded controllers. |
| Input Clamp Diodes | Integrated - provides ±10 mA transient current handling per input, reducing need for external ESD protection in low-risk environments. |
Pinout & Package
SN74LS157N uses a 16-pin plastic dual in-line package (PDIP-N), 0.3-inch body width, with standard through-hole mounting and 0.1-inch pin pitch. Package height is 4.57 mm max, and lead finish is matte tin (NIPDAU).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G̅) | Active-low enable | When low, enables all four multiplexers; when high, forces all Y outputs high-impedance - used for bus isolation or hierarchical enable control. |
| 2–5, 9–12 (A1–A4, B1–B4) | Data inputs | Two parallel 4-bit data groups; A inputs selected when S = low, B when S = high - supports byte-wide data path selection. |
| 6–9 (Y1–Y4) | Outputs | Active-high, totem-pole outputs; each drives one bit of selected 4-bit bus - no external pull-up required for LS-TTL loading. |
| 13 (S) | Select control | Single global select line determining source (A or B) for all four channels - simplifies control logic versus individual select per channel. |
| 14 (VCC) | Power supply | +5 V supply connection; decoupling capacitor (0.1 µF) recommended within 1 cm for stable switching performance. |
| 7 (GND) | Ground reference | Common return path for all signals and supply; must be low-impedance to minimize ground bounce in multi-device systems. |
Key Features
| Feature | Design Value |
|---|---|
| Quad 2:1 multiplexer function | Routes four independent bit-pairs using one shared select line - reduces control wiring and simplifies PCB layout in bus arbitration circuits. |
| Common strobe (G̅) input | Enables or disables all outputs simultaneously - allows time-multiplexed sharing of a single data bus among multiple sources. |
| LS-TTL compatible I/O | Meets standard 74LS voltage thresholds and drive specs - ensures plug-in compatibility with existing 74LS-based systems without level-shifting. |
| Monotonic switching | No output glitches during S or G̅ transitions - prevents metastability or false pulses in synchronous control paths. |
| Through-hole PDIP package | Facilitates prototyping, manual rework, and long-term serviceability in field-replaceable modules and test fixtures. |
Applications
| Microprocessor Address/Data Bus Steering | Industrial PLC I/O Multiplexing |
|---|---|
Use Scenario: Switching between two memory banks or peripheral address spaces in an 8080/8085-based system. IC Role / Device Role / Timing Role: Data selector that routes 4-bit address or data lines under CPU control via S and G̅, synchronized to clock edges. Use Value: Eliminates need for discrete gates or larger programmable logic, reducing component count and board area in cost-sensitive control boards. | Use Scenario: Consolidating sensor inputs from two analog input modules onto a shared ADC interface in a programmable logic controller. IC Role / Device Role / Timing Role: Signal router enabling time-shared sampling of dual-channel analog front-ends using a single ADC data bus. Use Value: Maintains deterministic latency (<15 ns) between channel selection and valid data capture, critical for synchronized multi-sensor acquisition. |
| Legacy Test Equipment Signal Routing | Digital Logic Training Boards |
Use Scenario: Configurable signal path selection in automated test fixtures verifying TTL logic functionality across multiple DUTs. IC Role / Device Role / Timing Role: Reconfigurable interconnect element allowing software-defined routing of stimulus and response signals. Use Value: Enables single hardware platform to emulate multiple test configurations without physical jumper changes or relay matrices. | Use Scenario: Hands-on demonstration of multiplexer operation in university digital electronics labs using breadboarded circuits. IC Role / Device Role / Timing Role: Teaching device illustrating combinational logic, truth tables, and bus contention avoidance techniques. Use Value: Robust through-hole package withstands repeated insertion/removal; clear pin labeling and known timing behavior support student measurement and validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS158N | Inverting outputs (Y̅ instead of Y); identical pinout and timing. | Requires downstream inversion or logic adjustment if non-inverted outputs are needed. | Choose SN74LS158N only when inverted outputs align with system-level signal polarity requirements. |
| SN74LS257N | Three-state outputs enabled by G̅; same function and pinout otherwise. | Supports true bus-sharing without external isolation; requires compatible three-state receivers. | Prefer SN74LS257N in systems where multiple devices share a common data bus and require high-impedance disable. |
Compared with SN74LS157N, SN74LS158N delivers inverted outputs without added delay but limits direct replacement in non-inverting paths, while SN74LS257N adds bus-hold capability and three-state control - making it suitable for dynamic bus arbitration but requiring updated receiver design.
Availability
SN74LS157N is available at Aetrix Electronics and suitable for industrial control panels, legacy test instrumentation, and educational electronics kits requiring stable component supply and long-term obsolescence management.
Supply support for SN74LS157N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with broad portfolio coverage across industrial, automotive, and consumer markets.
The SN74LS157N belongs to TI's legacy 74LS logic family, designed specifically for reliable, low-cost digital signal routing in commercial-grade systems where interoperability with established TTL infrastructure is essential.
FAQ
What is the maximum clock frequency supported by SN74LS157N?
The SN74LS157N does not operate on a clock signal - it is a combinational logic device whose output responds asynchronously to input and select changes. Its usable data rate is limited by propagation delay (15 ns max), meaning it can reliably steer signals with transition periods longer than ~30 ns. For SN74LS157N, this corresponds to effective toggle rates below 33 MHz in edge-triggered contexts, though actual system timing depends on setup/hold margins of connected devices.
Can SN74LS157N be used with 3.3 V logic systems?
No - SN74LS157N requires a 4.75 V to 5.25 V supply and is not 3.3 V tolerant. Its inputs expect LS-TTL voltage thresholds (VIH ≥ 2.0 V), and applying 3.3 V logic levels may result in marginal or unreliable recognition of high states. Direct interfacing with 3.3 V systems requires level-shifting circuitry or substitution with a 3.3 V–compatible multiplexer such as the SN74LVC157A. The SN74LS157N is strictly a 5 V device.
Does SN74LS157N have built-in ESD protection?
Yes - SN74LS157N includes integrated input clamp diodes rated for ±10 mA transient current, providing basic ESD immunity per MIL-STD-883 Class 3B (2 kV HBM). This protection is sufficient for handling typical handling-induced discharges in controlled environments but does not replace system-level TVS or RC filtering in high-noise industrial settings. No external protection is required for standard bench use, but SN74LS157N should not be exposed to uncontrolled ESD events exceeding specification limits.
Is SN74LS157N pin-compatible with CMOS equivalents like CD4052?
No - SN74LS157N and CD4052 are not pin-compatible. SN74LS157N uses a 16-pin PDIP layout with dedicated A/B inputs, Y outputs, G̅, and S pins, whereas CD4052 is an 8-channel analog multiplexer in a 16-pin package with different pin assignments (e.g., INH, A0/A1 address lines, Z outputs). Their logic families, supply ranges, and functional architectures differ fundamentally. Substituting CD4052 for SN74LS157N would require PCB redesign and signal conditioning.
What is the power dissipation of SN74LS157N under typical operating conditions?
SN74LS157N dissipates approximately 48 mW per device at VCC = 5 V and 25 °C with all outputs loaded - calculated from typical supply current (ICC) of 19 mA and VCC. Power increases with switching activity and output loading; worst-case (all outputs sinking 8 mA) reaches ~85 mW. Thermal derating is not required below 70 °C ambient, and no heatsinking is needed in standard through-hole layouts. This makes SN74LS157N suitable for dense logic arrays where thermal management is constrained.
SN74LS157N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74LS157N FAQ
1.How can I place an order for SN74LS157N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS157N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS157N reliable?
The price and inventory of SN74LS157N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS157N is usually 5 days.
3.What payment methods are accepted for SN74LS157N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS157N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS157N?
SN74LS157N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS157N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS157N?
For technical support, including SN74LS157N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS157N requirements.
6.How does Aetrix verify that SN74LS157N is sourced from the original manufacturer or authorized distributors?
All SN74LS157N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS157N meets industry standards.
7.What is the process for return or replacement of SN74LS157N?
All SN74LS157N units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS157N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS157N part is unused and in its original packaging.
Return procedure for SN74LS157N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS157N Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
