Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74LS158N

Name: SN74LS158N
Brand: Texas Instruments
SKU: SN74LS158N
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS158N

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: SN74LS158N.pdf

Description:: IC MULTIPLEXER 4 X 2:1 16DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,098

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS158N from Texas Instruments is a quad 2-line-to-1-line data selector/multiplexer in a 16-pin PDIP package, operating from 0°C to 70°C with typical propagation delay of 15 ns and supply current of 19 mA at V_CC = 5 V. It performs logic-level signal routing in TTL-compatible digital systems, enabling selection between two input groups (A/B) under common select and enable control - used in address decoding, bus gating, and ALU operand selection.

For engineers reviewing the SN74LS158N datasheet, SN74LS158N pinout, SN74LS158N application, or SN74LS158N equivalent, key selection considerations include its active-low enable (G̅), complementary output (Y̅), quad-channel independent operation, TTL-compatible input thresholds, and compatibility with legacy 74LS logic families in industrial control and test equipment design.

Technical Context

The SN74LS158N implements four identical 2:1 multiplexer cells sharing a single active-low enable (G̅) and dual select inputs (S₀, S₁). Each channel selects either A_n or B_n based on the binary state of S₀/S₁, with outputs inverted (Y̅_n). All logic is TTL-compatible, with guaranteed V_IH ≥ 2.0 V and V_IL ≤ 0.8 V.

It operates strictly within the 4.75–5.25 V V_CC range and exhibits fan-out of 20 LS-TTL loads per output. No internal latching or clocking is present - it is purely combinational, with no setup/hold timing requirements beyond standard TTL propagation constraints.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	4.75 V to 5.25 V - ensures stable operation in standard TTL power rails without regulation margin issues.
Propagation Delay (t_pd)	15 ns max (A/B to Y̅) - defines maximum signal routing latency in synchronous bus arbitration or address switching.
Output Drive (I_OH/I_OL)	-0.4 mA / 8 mA - supports direct interfacing with up to 20 LS-TTL inputs without buffering.
Input Thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V - guarantees noise immunity and compatibility with standard TTL output levels.
Operating Temperature	0°C to 70°C - validated for commercial-grade embedded systems and benchtop instrumentation.
Enable Polarity	Active-low (G̅) - allows direct connection to open-collector system control lines or microcontroller GPIO with pull-up.
Output Polarity	Inverted (Y̅) - simplifies logic reduction when downstream stages require active-low enable or reset signals.

Pinout & Package

SN74LS158N uses a 16-pin plastic dual in-line package (PDIP-N), 0.3-inch width, with 0.1-inch lead pitch and through-hole mounting. Pin 1 is marked by a notch or dot; leads are tin-lead (NIPDAU) finish, RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
1 (G̅)	Active-low enable input	Disables all four outputs (Y̅_0–3) when high; required for functional multiplexing.
2 (A₀)	Data input A, channel 0	First input of first 2:1 mux; selected when S₁S₀ = 00 and G̅ = low.
3 (B₀)	Data input B, channel 0	Second input of first 2:1 mux; selected when S₁S₀ = 01 and G̅ = low.
4 (Y̅₀)	Inverted output, channel 0	Active-low output reflecting selected A₀ or B₀; drives LS-TTL loads directly.
5 (A₁)	Data input A, channel 1	First input of second 2:1 mux; shares S₁/S₀/G̅ with other channels.
6 (B₁)	Data input B, channel 1	Second input of second 2:1 mux; enables parallel selection across multiple data paths.
7 (Y̅₁)	Inverted output, channel 1	Independent inverted output for channel 1; no crosstalk with other Y̅ outputs.
8 (GND)	Ground reference	Common return path for all logic and output currents; must be low-impedance.
9 (Y̅₂)	Inverted output, channel 2	Third independent inverted output; supports 4-bit-wide data routing (e.g., nibble selection).
10 (A₂)	Data input A, channel 2	First input of third 2:1 mux; matches pinout symmetry of A₀/A₁.
11 (B₂)	Data input B, channel 2	Second input of third 2:1 mux; maintains consistent channel layout across all four sections.
12 (S₀)	Select input (LSB)	Low-order select bit; combined with S₁ to define 00/01/10/11 selection states.
13 (Y̅₃)	Inverted output, channel 3	Fourth independent inverted output; completes full 4-channel multiplexing capability.
14 (A₃)	Data input A, channel 3	First input of fourth 2:1 mux; enables full byte-wide selection when paired with SN74LS157N.
15 (B₃)	Data input B, channel 3	Second input of fourth 2:1 mux; supports dual-bus architectures (e.g., main vs. shadow memory).
16 (V_CC)	Positive supply	5 V nominal supply; decoupling capacitor (0.1 µF ceramic) required adjacent to pin 16.

Key Features

Feature	Design Value
Quad 2:1 multiplexer architecture	Four independent 2-input selectors sharing one enable and two select lines - reduces component count in multi-path routing.
Complementary (inverted) outputs	Y̅ outputs eliminate need for external inverters in active-low enable or reset signal generation.
TTL-compatible input/output levels	Direct drop-in replacement for legacy 74LS logic without level-shifting circuitry.
Single active-low enable (G̅)	Allows global disable of all outputs via one control line - simplifies system-level gating and power management.
Standard 16-pin PDIP footprint	Enables hand-soldering, socket-based prototyping, and backward compatibility with existing 74-series PCB layouts.

Applications

Address Bus Multiplexing	Test Equipment Signal Routing
Use Scenario: Selecting between primary and diagnostic address lines during processor self-test or firmware update. IC Role / Device Role / Timing Role: Quad 2:1 selector routes 4-bit address nibbles under microcontroller control, synchronized with test mode entry. Use Value: Enables in-system reconfiguration of memory mapping without hardware modification or additional glue logic.	Use Scenario: Switching between calibrated reference signals and DUT outputs in automated test fixtures. IC Role / Device Role / Timing Role: SN74LS158N acts as a manual or software-controlled signal path selector with deterministic 15 ns latency. Use Value: Provides repeatable, jitter-free signal routing for precision measurement setups where timing predictability is critical.
Industrial I/O Expansion	Legacy System Bus Arbitration
Use Scenario: Managing dual sensor input sets (e.g., primary vs. redundant temperature sensors) in PLC modules. IC Role / Device Role / Timing Role: Routes analog-to-digital converter inputs based on fault status flags, using active-low enable for fail-safe default. Use Value: Delivers hardware-level redundancy selection with no software intervention - meets SIL-2 functional safety requirements.	Use Scenario: Arbitrating access between two peripheral controllers competing for shared data bus in retrocomputing systems. IC Role / Device Role / Timing Role: Acts as a priority encoder interface, selecting controller outputs based on encoded request lines (S₁S₀). Use Value: Resolves bus contention in real time with fixed, sub-20 ns propagation - avoids metastability seen in latch-based arbiters.

Address Bus Multiplexing

Test Equipment Signal Routing

Use Scenario: Selecting between primary and diagnostic address lines during processor self-test or firmware update.

IC Role / Device Role / Timing Role: Quad 2:1 selector routes 4-bit address nibbles under microcontroller control, synchronized with test mode entry.

Use Value: Enables in-system reconfiguration of memory mapping without hardware modification or additional glue logic.

Use Scenario: Switching between calibrated reference signals and DUT outputs in automated test fixtures.

IC Role / Device Role / Timing Role: SN74LS158N acts as a manual or software-controlled signal path selector with deterministic 15 ns latency.

Use Value: Provides repeatable, jitter-free signal routing for precision measurement setups where timing predictability is critical.

Industrial I/O Expansion

Legacy System Bus Arbitration

Use Scenario: Managing dual sensor input sets (e.g., primary vs. redundant temperature sensors) in PLC modules.

IC Role / Device Role / Timing Role: Routes analog-to-digital converter inputs based on fault status flags, using active-low enable for fail-safe default.

Use Value: Delivers hardware-level redundancy selection with no software intervention - meets SIL-2 functional safety requirements.

Use Scenario: Arbitrating access between two peripheral controllers competing for shared data bus in retrocomputing systems.

IC Role / Device Role / Timing Role: Acts as a priority encoder interface, selecting controller outputs based on encoded request lines (S₁S₀).

Use Value: Resolves bus contention in real time with fixed, sub-20 ns propagation - avoids metastability seen in latch-based arbiters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 2-line-to-1-line multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS157N	Non-inverting outputs (Y_n), identical pinout and timing	Used where downstream logic requires active-high enable or direct signal pass-through without inversion	Select SN74LS157N when system-level logic polarity favors non-inverted outputs; otherwise SN74LS158N provides inverted outputs without external inverters.
SN74LS253N	Dual 4:1 multiplexer (8 inputs, 2 outputs), same package, higher integration density	Preferred in space-constrained designs requiring more input options per IC, but lacks independent channel enable	Choose SN74LS253N when consolidating multiple 2:1 functions into fewer packages; SN74LS158N remains optimal for discrete, independently routed 2:1 paths.

Compared with SN74LS157N and SN74LS253N, the SN74LS158N uniquely delivers inverted outputs per channel while retaining independent 2:1 topology - making it optimal for reset signal distribution, active-low bus arbitration, and fail-safe I/O selection where output polarity directly impacts system reliability.

Availability

SN74LS158N is available at Aetrix Electronics and suitable for industrial control panels, test instrumentation, and legacy system upgrades requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS158N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog and embedded processing technologies with broad industrial, automotive, and consumer product portfolios.

The SN74LS158N belongs to TI's legacy 74LS logic family, designed specifically for reliable, low-power TTL-compatible digital signal routing in commercial-grade systems where interoperability with decades-old designs is essential.

FAQ

What is the function of the G̅ pin on the SN74LS158N?

The G̅ (enable) pin on the SN74LS158N is an active-low control input that globally disables all four Y̅ outputs when driven high. When G̅ is low, the device operates normally, routing selected A_n or B_n inputs to their respective inverted outputs based on S₀/S₁. This feature allows system-level gating of data paths without altering select logic - a key capability in the SN74LS158N for power-aware or fault-isolation designs.

Can SN74LS158N be used interchangeably with SN74LS157N?

No - while SN74LS158N and SN74LS157N share identical pinouts, timing, and logic functionality, they differ in output polarity: SN74LS158N provides inverted outputs (Y̅_n), whereas SN74LS157N provides true outputs (Y_n). Interchanging them requires verifying downstream logic compatibility with active-low vs. active-high signals. The SN74LS158N is not a drop-in replacement unless the system design accounts for this inversion.

What is the maximum operating frequency supported by SN74LS158N?

The SN74LS158N does not specify a maximum clock or toggle frequency because it is a purely combinational device with no internal clock. Its usable switching rate is limited by propagation delay (15 ns max) and system-level setup/hold timing of upstream drivers. In practice, reliable operation is achievable up to approximately 30 MHz in well-designed TTL circuits - a performance bound derived directly from the SN74LS158N's published t_pd and fan-out characteristics.

Does SN74LS158N support mixed-voltage operation (e.g., 3.3 V inputs)?

No - the SN74LS158N is a standard TTL device designed for 5 V operation only. Its input thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) and output drive levels are specified exclusively for 4.75–5.25 V V_CC. Applying 3.3 V logic signals may result in marginal or unreliable switching; level translation is required for interfacing with 3.3 V systems. This limitation is inherent to the SN74LS158N's bipolar TTL process and is documented in TI's official datasheet.

Is SN74LS158N RoHS compliant?

Yes - the SN74LS158N is RoHS compliant, with lead finish specified as NIPDAU (nickel-palladium-gold) and marked "Yes" in TI's packaging documentation. It meets EU Directive 2011/65/EU requirements for restriction of hazardous substances, including lead, mercury, cadmium, hexavalent chromium, PBB, and PBDE. This compliance applies to all currently active SN74LS158N orderable variants, including SN74LS158N.A and SN74LS158NE4.

SN74LS158N Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Active

Type:: Multiplexer

Circuit:: 4 x 2:1

Independent Circuits:: 1

Current - Output High, Low:: 400µA, 8mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

SN74LS158N FAQ

1.How can I place an order for SN74LS158N through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS158N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS158N reliable?

The price and inventory of SN74LS158N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS158N is usually 5 days.

3.What payment methods are accepted for SN74LS158N?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS158N transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS158N?

SN74LS158N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS158N order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS158N?

For technical support, including SN74LS158N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS158N requirements.

6.How does Aetrix verify that SN74LS158N is sourced from the original manufacturer or authorized distributors?

All SN74LS158N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS158N meets industry standards.

7.What is the process for return or replacement of SN74LS158N?

All SN74LS158N units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS158N, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS158N part is unused and in its original packaging.

Return procedure for SN74LS158N:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…