Texas Instruments SN74LS221NG4
- Part No.:
- SN74LS221NG4
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
SN74LS221NG4.pdf
- Description:
- IC MULTIVIBRATOR 45NS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,705
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS221NG4 from Texas Instruments is a dual TTL monostable multivibrator with independent negative- and positive-transition-triggered inputs per section, 70 ns maximum output pulse length at VCC = 5 V, Schmitt-trigger B-input for jitter-free triggering down to 1 V/s, and overriding clear functionality. It serves as a precision timing element in digital logic synchronization, reset generation, and pulse shaping circuits.
For engineers reviewing the SN74LS221NG4 datasheet, SN74LS221NG4 pinout, SN74LS221NG4 application, or SN74LS221NG4 equivalent, key selection criteria include external R/C programmability (Rext = 1.4–100 kΩ, Cext = 0–1000 µF), ±0.5% unit-to-unit pulse-width variation, TTL-compatible outputs, and operation across 0°C to 70°C.
Technical Context
The SN74LS221NG4 implements two independent monostable multivibrators sharing no internal coupling. Each section uses NAND-gate-based latching with separate A (positive-edge) and B (Schmitt-trigger negative-edge) inputs, enabling flexible trigger polarity selection and inhibit capability. The overriding clear input forces Q low regardless of timing state.
Pulse width is defined by tw ≈ 0.7 × Rext × Cext, with stability maintained over full temperature and supply ranges due to internal compensation. Timing independence from VCC and temperature is confirmed by <±0.5% variation across 4.75–5.25 V and 0–70°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output pulse length | 70 ns maximum at Rext = 2 kΩ, Cext = 0; scalable up to milliseconds via external R/C |
| Input threshold (B) | VT+ = 1–2 V, VT− = 0.7–0.9 V; enables noise-immune edge detection with 1.2 V typical hysteresis |
| Supply voltage range | 4.75–5.25 V; ensures compatibility with standard 5 V TTL systems and stable timing performance |
| Output drive | IOL = 4–8 mA, IOH = −400 µA; directly interfaces with standard TTL loads without buffering |
| Timing component range | Rext: 1.4–100 kΩ; Cext: 0–1000 µF; supports pulse widths from 35 ns to >7 ms |
| Propagation delay | tPLH/tPHL ≤ 70 ns (A/B to Q); guarantees deterministic timing in high-speed logic chains |
Pinout & Package
SN74LS221NG4 is supplied in a 16-pin plastic dual in-line package (PDIP-N) with 0.3-inch width and through-hole mounting. Pin 1 is located at the top-left corner when the notch faces upward.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 13, 14, 15, 16 | Input/Output terminals | 1A/1B/1CLR/1Q/1Q̅ and 2A/2B/2CLR/2Q/2Q̅; support independent dual-channel triggering and clearing |
| 7 | GND | Ground reference for all internal logic and output stages |
| 8, 9, 10, 11, 12 | No-connect / Timing | NC (pins 8, 11); 1Cext/2Cext/1Rext/2Rext (pins 9, 10, 12); dedicated external timing node connections |
| 16 | VCC | +5 V power supply; decoupling capacitor required at pin for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing functions on one IC, reducing board space and interconnect complexity |
| Schmitt-trigger B input | Provides 1.2 V typical hysteresis, allowing reliable triggering from slow-rising or noisy signals (down to 1 V/s) |
| Overriding clear input | Forces output low regardless of current timing state, supporting emergency reset or system-level fault recovery |
| External R/C programmability | Supports precise pulse-width tuning across six decades of capacitance (10 pF–1000 µF) and two decades of resistance (1.4–100 kΩ) |
| Unit-to-unit pulse stability | ±0.5% variation in tw for identical R/C values enables predictable system-level timing without calibration |
Applications
| Industrial Control Sequencing | Digital Logic Synchronization |
|---|---|
Use Scenario: Generating fixed-duration enable pulses for PLC I/O modules during state transitions. IC Role / Device Role / Timing Role: Monostable pulse generator providing clean, jitter-free gate signals to isolate sequential logic stages. Use Value: Eliminates race conditions between controller and peripheral modules using 70 ns–ms programmable output pulses with ±0.5% repeatability. | Use Scenario: Aligning asynchronous interrupt signals to a master clock domain in microcontroller-based data acquisition. IC Role / Device Role / Timing Role: Edge-triggered one-shot converting irregular external events into deterministic-width strobes. Use Value: Converts variable-interval triggers into uniform 50–500 ns pulses compatible with TTL input setup/hold requirements. |
| Power-On Reset Generation | Legacy System Pulse Shaping |
Use Scenario: Creating a 100 ms reset pulse upon power-up for vintage TTL-based instrumentation. IC Role / Device Role / Timing Role: DC-triggered monostable using Rext = 10 kΩ, Cext = 10 µF to generate stable POR signal. Use Value: Delivers consistent reset duration across temperature and supply variations, replacing RC networks prone to drift. | Use Scenario: Converting narrow, distorted clock edges from aging signal sources into clean, full-swing TTL waveforms. IC Role / Device Role / Timing Role: Retriggerable monostable reshaping degraded inputs using Schmitt B-input and overriding clear. Use Value: Restores signal integrity with sub-70 ns propagation delay and 1.2 V noise margin, extending service life of legacy hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS123N | Identical pinout and function but lacks Schmitt B-input; lower noise immunity (no hysteresis) | Not suitable for slow/noisy inputs; requires cleaner trigger sources | Select SN74LS123N only if input signals meet strict edge-rate and noise specifications |
| SN74HC123N | CMOS version with wider VCC range (2–6 V), higher speed (tpd ≈ 20 ns), but incompatible TTL input thresholds | Requires level-shifting for legacy 5 V TTL systems; unsuitable for direct drop-in replacement | Choose SN74HC123N for new low-power designs with CMOS-compatible signaling |
Compared with SN74LS123N and SN74HC123N, the SN74LS221NG4 uniquely combines Schmitt-trigger noise immunity, TTL-compatible thresholds, and guaranteed 70 ns maximum pulse width-making it the only option for robust timing in electrically noisy industrial environments with legacy 5 V logic.
Availability
SN74LS221NG4 is available at Aetrix Electronics and suitable for industrial control sequencing, digital logic synchronization, and power-on reset generation requiring stable component supply across extended production lifecycles.
Supply support for SN74LS221NG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies with over 90 years of innovation in industrial, automotive, and communications markets.
The SN74LS221NG4 belongs to TI's legacy 74LS logic family, engineered specifically for high-noise-margin, temperature-stable timing in industrial and military-grade digital systems where reliability under electrical stress is critical.
FAQ
What is the maximum output pulse length achievable with SN74LS221NG4?
The SN74LS221NG4 delivers a maximum output pulse length of 70 ns when Rext = 2 kΩ and Cext = 0, but supports extended durations up to milliseconds using external timing components. With Rext = 10 kΩ and Cext = 1 µF, the SN74LS221NG4 achieves approximately 7 ms output pulses while maintaining jitter-free operation across its full operating temperature range.
Does SN74LS221NG4 support retriggering during an active output pulse?
No, the SN74LS221NG4 does not support retriggering during an active output pulse. Once triggered, the output remains stable and independent of further A or B input transitions until the pulse completes or is terminated by the overriding clear input. This non-retriggerable behavior ensures deterministic timing intervals critical for reset and gating applications.
Can SN74LS221NG4 be used with capacitors larger than 10 µF?
Yes, the SN74LS221NG4 supports external timing capacitors up to 1000 µF, as confirmed in the datasheet's timing requirements table. Using Cext = 1000 µF with Rext = 1.4 kΩ yields pulse widths exceeding 1 second, though accuracy degrades beyond 100 µF due to capacitor leakage and ESR effects.
What is the input hysteresis value of the B input on SN74LS221NG4?
The B input of the SN74LS221NG4 features Schmitt-trigger circuitry with typical hysteresis of 1.2 V, calculated as VT+ − VT− = 2 V − 0.8 V. This hysteresis enables jitter-free triggering from slowly rising inputs (as slow as 1 V/s) and provides strong immunity to noise superimposed on the input signal.
Is SN74LS221NG4 pin-compatible with SN74LS123N?
Yes, the SN74LS221NG4 is pin-compatible with SN74LS123N, sharing identical pin assignments and package footprint. However, functional differences exist: the SN74LS221NG4 includes Schmitt-trigger B-inputs and higher timing accuracy, whereas SN74LS123N lacks hysteresis and exhibits greater pulse-width variation across temperature and supply voltage.
SN74LS221NG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 45 ns
- Current - Output High, Low:
- 400µA, 8mA
- Voltage - Supply:
- 4.75 V ~ 5.25 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
SN74LS221NG4 FAQ
1.How can I place an order for SN74LS221NG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS221NG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS221NG4 reliable?
The price and inventory of SN74LS221NG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS221NG4 is usually 5 days.
3.What payment methods are accepted for SN74LS221NG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS221NG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS221NG4?
SN74LS221NG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS221NG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS221NG4?
For technical support, including SN74LS221NG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS221NG4 requirements.
6.How does Aetrix verify that SN74LS221NG4 is sourced from the original manufacturer or authorized distributors?
All SN74LS221NG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS221NG4 meets industry standards.
7.What is the process for return or replacement of SN74LS221NG4?
All SN74LS221NG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS221NG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS221NG4 part is unused and in its original packaging.
Return procedure for SN74LS221NG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS221NG4 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

