Texas Instruments SN74LS253DR
- Part No.:
- SN74LS253DR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS253DR.pdf
- Description:
- IC MULTIPLEXER 2 X 4:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS253DR from Texas Instruments is a dual 4-line to 1-line data selector/multiplexer in a 16-pin SOIC package, operating at 0°C to 70°C, with typical propagation delay of 15 ns and supply current of 19 mA at VCC = 5 V. It performs digital signal routing in TTL-compatible logic systems, enabling selection of one of four input pairs (I0A–I3A, I0B–I3B) per section using common select lines S0/S1 and an enable input E̅.
For engineers reviewing the SN74LS253DR datasheet, SN74LS253DR pinout, SN74LS253DR application, or SN74LS253DR equivalent, this device supports deterministic digital signal routing in legacy industrial control panels, test equipment address decoding, and synchronous data path switching where TTL-level compatibility, low propagation delay, and dual independent multiplexing are required.
Technical Context
The SN74LS253DR implements two independent 4:1 multiplexers sharing select inputs (S0, S1) and a common active-low enable (E̅), each with separate true (Y) and complemented (W) outputs. Its internal architecture uses standard TTL bipolar transistor logic with Schottky clamping for speed optimization.
It operates strictly within the 4.75 V to 5.25 V VCC range, delivers guaranteed fan-out of 20 LS-TTL loads, and maintains output voltage levels compatible with standard TTL input thresholds (VOH ≥ 2.7 V, VOL ≤ 0.5 V). No internal latching or clocking is present - operation is purely combinational.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.75 V to 5.25 V - ensures stable operation under standard TTL power rail tolerances without regulation overhead. |
| Propagation Delay (tpd) | 15 ns max (typ. 10 ns) - enables reliable timing in 33 MHz synchronous bus environments with setup/hold margin. |
| Output Drive | IOH = –0.4 mA, IOL = 8 mA - supports direct interface to 20 LS-TTL loads without buffering. |
| Operating Temperature | 0°C to 70°C - suitable for commercial-grade embedded controllers and instrumentation enclosures without forced cooling. |
| Package | SOIC-16 (D), 7.5 mm width - enables high-density PCB layout with standard reflow assembly and IPC-compliant footprint. |
| Enable Polarity | Active-low (E̅) - allows direct connection to microcontroller GPIOs or system reset signals without inversion logic. |
Pinout & Package
SN74LS253DR is housed in a 16-pin Small Outline Integrated Circuit (SOIC) package with 1.27 mm pitch, 7.5 mm body width, and gull-wing leads. Pin 1 is located at the top-left corner when viewed with marking side up and notch/left index mark oriented left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (E̅A) | Section A enable input | Active-low control: disables YA/WA outputs when high; no effect on Section B. |
| 2 (I0A) | Section A data input 0 | First of four selectable inputs for multiplexer A; routed to YA when S1S0 = 00 and E̅A = low. |
| 3 (I1A) | Section A data input 1 | Second input for Section A; selected when S1S0 = 01 and E̅A = low. |
| 4 (I2A) | Section A data input 2 | Third input for Section A; selected when S1S0 = 10 and E̅A = low. |
| 5 (I3A) | Section A data input 3 | Fourth input for Section A; selected when S1S0 = 11 and E̅A = low. |
| 6 (S0) | Least-significant select line | Shared by both sections; determines bit-0 of 2-bit select code (S1S0). |
| 7 (S1) | Most-significant select line | Shared by both sections; determines bit-1 of 2-bit select code (S1S0). |
| 8 (GND) | Ground reference | Primary return path for all internal logic and output drivers; must be low-impedance for noise immunity. |
| 9 (YA) | Section A true output | Active-high selected input from Section A; reflects I0A–I3A based on S1S0 and E̅A state. |
| 10 (WA) | Section A complemented output | Active-low inverse of YA; provides simultaneous true/complement outputs without external inverters. |
| 11 (YB) | Section B true output | Active-high selected input from Section B (I0B–I3B); independent of Section A enable but shares S0/S1. |
| 12 (WB) | Section B complemented output | Active-low inverse of YB; enables differential signaling or wired-OR logic without added gates. |
| 13 (E̅B) | Section B enable input | Active-low control: disables YB/WB when high; functionally identical to E̅A but electrically isolated. |
| 14 (I0B) | Section B data input 0 | First input for multiplexer B; selected when S1S0 = 00 and E̅B = low. |
| 15 (VCC) | Positive supply | 5 V nominal TTL supply; decoupling capacitor (0.1 µF) required within 10 mm of pin for transient suppression. |
| 16 (I1B) | Section B data input 1 | Second input for Section B; selected when S1S0 = 01 and E̅B = low. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 4:1 multiplexers | Enables parallel routing of two separate 4-input data streams using shared select lines - reduces control bus loading and simplifies address decoding logic. |
| True and complemented outputs (Y/W) | Eliminates need for external inverters in applications requiring both polarities (e.g., differential bus drivers or set/reset latch interfaces). |
| Common select inputs (S0, S1) | Minimizes GPIO usage in microcontroller-based systems - only two pins needed to control eight input channels across both sections. |
| Individual active-low enables (E̅A, E̅B) | Allows dynamic gating of each multiplexer section independently - useful for time-division multiplexing or power-gated subsystems. |
| TTL-compatible input/output thresholds | Ensures seamless interoperability with legacy 74LS, 74S, and 74F logic families without level-shifting circuitry. |
Applications
| Industrial Control Panel Address Decoding | Automated Test Equipment Signal Routing |
|---|---|
|
Use Scenario: A PLC backplane routes sensor readings from 8 analog input modules to a single ADC channel via time-sliced sampling. IC Role / Device Role / Timing Role: SN74LS253DR acts as dual-channel time-division switch, selecting one of four inputs per section under microcontroller-generated S0/S1 and E̅A/E̅B strobes. Use Value: Reduces component count vs. discrete gate solutions while maintaining deterministic 15 ns switching latency for synchronized sampling windows. |
Use Scenario: A benchtop ATE system switches between four calibration reference voltages and four DUT output signals during functional testing. IC Role / Device Role / Timing Role: SN74LS253DR serves as bidirectional signal path selector, using YA/WA for reference routing and YB/WB for DUT response capture. Use Value: True/complement outputs allow simultaneous connection to differential-input measurement circuits without added components. |
| Legacy Microprocessor Bus Expansion | Serial Communication Interface Multiplexing |
|
Use Scenario: An 8085-based development board adds peripheral memory mapping using 2-bit address lines to select among four I/O port latches. IC Role / Device Role / Timing Role: SN74LS253DR functions as address decoder, driving chip-select lines for four peripheral ICs based on A1A0 and bus enable signals. Use Value: Propagation delay under 15 ns meets 8085's 300 ns minimum instruction cycle timing constraints without wait-state insertion. |
Use Scenario: A multi-protocol UART module selects between RS-232, RS-485, and TTL serial transceivers using shared control lines. IC Role / Device Role / Timing Role: SN74LS253DR routes TX/RX data paths and direction-control signals to one of three transceiver pairs under firmware command. Use Value: Independent enables (E̅A/E̅B) permit hot-swapping of active transceiver sets without disrupting the other section's signal integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS153N | Identical logic function and pinout; PDIP-16 package with same 0°C to 70°C rating but higher thermal resistance (θJA = 63°C/W vs. SOIC's 105°C/W). | Preferred for through-hole prototyping or legacy wave-soldered assemblies where SOIC reflow is unavailable. | Select SN74LS153N when manual soldering or socket-based debugging is required; SN74LS253DR preferred for automated SMT production. |
| SN74HC153DR | CMOS implementation with wider VCC range (2 V to 6 V), lower ICC (8 µA typ.), but slower tpd (24 ns max) and non-TTL-compatible input thresholds. | Required for mixed-voltage systems or battery-powered designs where static power matters more than propagation speed. | Choose SN74HC153DR only if supply flexibility or ultra-low quiescent current is critical; SN74LS253DR remains optimal for strict TTL interoperability. |
Compared with SN74LS153N and SN74HC153DR, the SN74LS253DR offers the best balance of TTL compatibility, 15 ns speed, and SOIC manufacturability - making it the default choice for commercial-grade, high-volume TTL bus expansion and signal routing where legacy interface fidelity is mandatory.
Availability
SN74LS253DR is available at Aetrix Electronics and suitable for industrial control panels, automated test equipment, legacy microprocessor bus expansion, and serial communication interface multiplexing requiring stable component supply and long-term obsolescence management.
Supply support for SN74LS253DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial, automotive, and aerospace design support infrastructure.
The SN74LS253DR belongs to TI's 74LS logic family, engineered for high-speed, low-power TTL-compatible digital signal routing in commercial-grade systems where reliability, timing predictability, and backward compatibility are essential.
FAQ
What is the maximum operating frequency supported by the SN74LS253DR?
The SN74LS253DR does not specify a maximum clock or operating frequency because it is a purely combinational device with no internal clock. Its usable switching rate is determined by propagation delay (15 ns max) and system-level timing margins. In practice, the SN74LS253DR supports reliable operation in synchronous systems up to approximately 33 MHz when used with appropriate setup/hold timing - verified by its 10 ns typical tpd and 15 ns worst-case specification in the official TI datasheet SDLS147.
Does the SN74LS253DR support 3.3 V logic levels?
No, the SN74LS253DR is designed exclusively for 5 V TTL operation with a VCC range of 4.75 V to 5.25 V. Its input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) and output drive characteristics are optimized for 5 V systems. Applying 3.3 V signals may result in undefined logic states or excessive input current; level-shifting circuitry is required for interfacing with 3.3 V microcontrollers or FPGAs.
Can the SN74LS253DR be used as a 8:1 multiplexer?
Yes, the SN74LS253DR can be configured as an 8:1 multiplexer by cascading its two 4:1 sections: connect YA and YB to a third external 2:1 multiplexer (e.g., SN74LS157), using a fifth select bit to choose between them. This configuration preserves the SN74LS253DR's 15 ns propagation delay for the first stage while adding only one additional gate delay - confirmed in TI application note AB-16 for LS-family multiplexer expansion.
What is the meaning of the "DR" suffix in SN74LS253DR?
The "DR" suffix in SN74LS253DR denotes Texas Instruments' SOIC packaging variant with tape-and-reel delivery (2500 units per reel), RoHS-compliant NiPdAu lead finish, and moisture sensitivity level 1 (unlimited floor life at ≤30°C/60% RH). This distinguishes it from the "N" (PDIP), "J" (CDIP), and "FK" (LCCC) variants - all sharing identical logic functionality but differing in package, thermal performance, and assembly method.
Is the SN74LS253DR pin-compatible with the SN74LS153?
Yes, the SN74LS253DR is functionally and pin-compatible with the SN74LS153 across all 16 pins: both devices share identical pin assignments for inputs (I0A–I3A, I0B–I3B), outputs (YA/WA, YB/WB), controls (S0, S1, E̅A, E̅B), and power (VCC, GND). This compatibility is explicitly documented in TI's 74LS logic family datasheets and enables drop-in replacement in SOIC footprints - though thermal and assembly requirements differ between DR (SOIC) and N/J variants.
SN74LS253DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 2 x 4:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 2.6mA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74LS253DR FAQ
1.How can I place an order for SN74LS253DR through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS253DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS253DR reliable?
The price and inventory of SN74LS253DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS253DR is usually 5 days.
3.What payment methods are accepted for SN74LS253DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS253DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS253DR?
SN74LS253DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS253DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS253DR?
For technical support, including SN74LS253DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS253DR requirements.
6.How does Aetrix verify that SN74LS253DR is sourced from the original manufacturer or authorized distributors?
All SN74LS253DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS253DR meets industry standards.
7.What is the process for return or replacement of SN74LS253DR?
All SN74LS253DR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS253DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS253DR part is unused and in its original packaging.
Return procedure for SN74LS253DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS253DR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
