Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments SN74LS258BNE4

Name: SN74LS258BNE4
Brand: Texas Instruments
SKU: SN74LS258BNE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS258BNE4

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: SN74LS258BNE4.pdf

Description:: IC QUAD 2-1 DATA SEL/MUX 16-DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS258BNE4 from Texas Instruments is a quadruple 2-line to 1-line data selector/multiplexer in a 16-pin PDIP package, operating over 0°C to 70°C, with TTL-compatible inputs and outputs, typical propagation delay of 15 ns at V_CC = 5 V, and fan-out capability of 10 LS-TTL loads. It enables digital signal routing in bus arbitration, data path switching, and address decoding applications.

For engineers reviewing the SN74LS258BNE4 datasheet, SN74LS258BNE4 pinout, SN74LS258BNE4 application, or SN74LS258BNE4 equivalent, this page delivers verified functional identity, confirmed pin roles, exact package mapping (PDIP-16), temperature range, propagation timing, drive strength, and two validated alternative parts for legacy logic design continuity.

Technical Context

The SN74LS258BNE4 implements four independent 2:1 multiplexers sharing a common select (S) and output enable (G̅) control line. Each channel selects between two input pairs (1A/1B through 4A/4B) based on the logic level of S, while G̅ asserts low to enable all Y outputs.

It uses bipolar Schottky TTL technology, ensuring compatibility with standard LS-TTL families, defined noise margins (V_IL = 0.8 V max, V_IH = 2.0 V min), and guaranteed output drive (I_OL = 8 mA min, I_OH = –0.4 mA min) across its commercial temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
Function	Quadruple 2-line to 1-line data selector/multiplexer - routes four independent 2-input data paths under shared control.
Logic Family	LS-TTL - ensures interoperability with 74LS-series logic, including defined voltage thresholds and current drive.
Propagation Delay	15 ns typical (t_PLH/t_PHL) at V_CC = 5 V - supports reliable operation in synchronous systems up to ~30 MHz clock-equivalent rates.
Supply Voltage	4.75 V to 5.25 V - requires regulated 5 V rail; operation outside this range invalidates timing and DC specs.
Operating Temperature	0°C to 70°C - commercial-grade rating; not qualified for extended or military temperature ranges.
Output Drive	I_OL ≥ 8 mA, I_OH ≤ –0.4 mA - drives 10 LS-TTL loads directly without buffering.

Pinout & Package

SN74LS258BNE4 is supplied in a 16-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width, through-hole mounting, and JEDEC MS-001 compliant footprint.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A, 3A, 4A	Data Input A (Channel 1–4)	Primary input for each 2:1 mux; high-impedance when G̅ is high.
1B, 2B, 3B, 4B	Data Input B (Channel 1–4)	Secondary input for each 2:1 mux; selected when S = HIGH.
1Y, 2Y, 3Y, 4Y	Output (Channel 1–4)	Active-high, buffered output; high-impedance when G̅ = HIGH.
S	Select Control	Global select line: S = LOW → A inputs passed; S = HIGH → B inputs passed.
G̅	Output Enable (Active-Low)	Enables all Y outputs when LOW; disables (high-Z) when HIGH.
V_CC	Positive Supply	Connect to +5 V; decoupling capacitor required near pin 16.
GND	Ground Reference	Signal and power ground reference; connect to system ground plane.

Key Features

Feature	Design Value
Independent quad-channel architecture	Four 2:1 multiplexers share only S and G̅ controls-enables compact bus selection without inter-channel coupling.
Common select and enable logic	Single S and G̅ pins reduce PCB routing complexity and simplify control logic in microprocessor peripheral interfaces.
TTL-compatible input thresholds	V_IL ≤ 0.8 V and V_IH ≥ 2.0 V ensure robust noise immunity and direct interfacing with 74LS, 74F, and microcontroller GPIOs.
High-output drive capability	8 mA sink current supports direct fan-out to 10 LS-TTL inputs-eliminates need for external buffers in most legacy designs.
PDIP-16 through-hole package	Industry-standard 0.3″ DIP footprint enables use in prototyping, repair, and industrial control boards requiring mechanical reliability.

Applications

Microprocessor Address Decoding	Legacy Bus Arbitration
Use Scenario: Selecting between two memory-mapped peripheral address spaces during CPU read/write cycles. IC Role / Device Role / Timing Role: Data selector routing A/B address bits to decode logic based on mode signal (S), enabled only during valid bus cycles (G̅). Use Value: Reduces gate count vs discrete logic; maintains sub-20 ns timing alignment with 8-bit CPU buses like Z80 or 8085.	Use Scenario: Arbitrating access between two DMA controllers sharing a single data bus segment. IC Role / Device Role / Timing Role: Multiplexing DMA request signals onto a common priority line, controlled by system state machine (S/G̅). Use Value: Enables deterministic, glitch-free bus handoff with no added propagation skew across channels.
Industrial I/O Multiplexing	Test Equipment Signal Routing
Use Scenario: Consolidating sensor input pairs (e.g., thermocouple A/B) into a single ADC channel under PLC program control. IC Role / Device Role / Timing Role: Analog front-end selector-driving ADC sample-and-hold with TTL-level control (S/G̅) synchronized to scan cycle. Use Value: Provides channel isolation and avoids crosstalk; TTL drive ensures clean edge transitions into ADC timing logic.	Use Scenario: Configuring stimulus/response paths in automated test fixtures for digital IC validation. IC Role / Device Role / Timing Role: Reconfigurable signal path switcher-routing test vectors or responses under GPIB or UART command (S/G̅). Use Value: Enables rapid fixture reprogramming without hardware changes; 15 ns delay preserves test timing integrity.

Microprocessor Address Decoding

Legacy Bus Arbitration

Use Scenario: Selecting between two memory-mapped peripheral address spaces during CPU read/write cycles.

IC Role / Device Role / Timing Role: Data selector routing A/B address bits to decode logic based on mode signal (S), enabled only during valid bus cycles (G̅).

Use Value: Reduces gate count vs discrete logic; maintains sub-20 ns timing alignment with 8-bit CPU buses like Z80 or 8085.

Use Scenario: Arbitrating access between two DMA controllers sharing a single data bus segment.

IC Role / Device Role / Timing Role: Multiplexing DMA request signals onto a common priority line, controlled by system state machine (S/G̅).

Use Value: Enables deterministic, glitch-free bus handoff with no added propagation skew across channels.

Industrial I/O Multiplexing

Test Equipment Signal Routing

Use Scenario: Consolidating sensor input pairs (e.g., thermocouple A/B) into a single ADC channel under PLC program control.

IC Role / Device Role / Timing Role: Analog front-end selector-driving ADC sample-and-hold with TTL-level control (S/G̅) synchronized to scan cycle.

Use Value: Provides channel isolation and avoids crosstalk; TTL drive ensures clean edge transitions into ADC timing logic.

Use Scenario: Configuring stimulus/response paths in automated test fixtures for digital IC validation.

IC Role / Device Role / Timing Role: Reconfigurable signal path switcher-routing test vectors or responses under GPIB or UART command (S/G̅).

Use Value: Enables rapid fixture reprogramming without hardware changes; 15 ns delay preserves test timing integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2:1 multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS257BN	Identical function and pinout; differs only in internal logic polarity-outputs Y are active-HIGH in SN74LS258BNE4 but active-LOW in SN74LS257BN.	Requires inversion of downstream logic or redesign of enable/control sequencing if replacing SN74LS257BN.	Select SN74LS257BN only when active-low outputs are required; verify S/G̅ timing compatibility with existing control firmware.
SN74LS157N	Same quad 2:1 mux function and pinout; identical AC/DC specs; SN74LS157N is the earlier revision with same performance but obsolete marking.	No functional change-direct drop-in replacement where SN74LS157N remains available; RoHS-compliant versions differ in lead finish.	Prefer SN74LS258BNE4 for new designs due to documented lifecycle status and TI's continued support; SN74LS157N suitable for legacy repair only.

Compared with SN74LS257BN and SN74LS157N, the SN74LS258BNE4 provides identical multiplexing functionality with active-high outputs and current production status-making it the preferred choice for new commercial designs requiring long-term supply assurance and verified parametric compliance.

Availability

SN74LS258BNE4 is available at Aetrix Electronics and suitable for microprocessor address decoding, legacy bus arbitration, industrial I/O multiplexing, and test equipment signal routing requiring stable component supply and through-hole assembly compatibility.

Supply support for SN74LS258BNE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial and automotive qualification.

The SN74LS258BNE4 belongs to TI's legacy 74LS logic family, designed specifically for reliable, low-power digital signal routing in commercial-grade computing, instrumentation, and control systems of the 1980s–2000s era.

FAQ

What is the primary function of the SN74LS258BNE4?

The SN74LS258BNE4 is a quadruple 2-line to 1-line data selector/multiplexer. It routes four independent pairs of digital inputs (A/B) to corresponding outputs (Y) using a shared select (S) and active-low output enable (G̅) control. Each channel operates independently but synchronously, making the SN74LS258BNE4 ideal for bus switching and address decoding in TTL-based systems.

Does the SN74LS258BNE4 support 3.3 V logic levels?

No, the SN74LS258BNE4 is a 5 V-only TTL device. Its absolute maximum V_CC is 5.5 V, and input thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V) and output drive are specified only for V_CC = 4.75–5.25 V. Interfacing with 3.3 V systems requires level-shifting circuitry; direct connection may cause unreliable operation or damage.

What is the difference between SN74LS258BNE4 and SN74LS257BN?

The SN74LS258BNE4 and SN74LS257BN share identical pinout and multiplexing function, but differ in output polarity: SN74LS258BNE4 has active-HIGH outputs (Y = A or B), while SN74LS257BN has active-LOW outputs (Y̅ = A or B). This affects downstream logic-replacing one with the other requires inverting the output path or adjusting control logic to maintain correct signal polarity.

Is SN74LS258BNE4 RoHS compliant?

Yes, SN74LS258BNE4 is RoHS compliant. Per TI's packaging documentation, the PDIP-16 variant (N package) uses NiPdAu (NIPDAU) lead finish and meets EU RoHS Directive 2011/65/EU requirements. The part marking "SN74LS258BN" appears on the body, and full compliance data is available in TI's official material declarations.

Can SN74LS258BNE4 be used in place of SN74LS157N?

Yes, SN74LS258BNE4 is functionally and pin-compatible with SN74LS157N-both are quad 2:1 multiplexers with identical AC/DC specifications, timing, and pinout. SN74LS258BNE4 supersedes SN74LS157N in TI's product lineup and offers improved manufacturing consistency and ongoing supply support, making it the recommended replacement for new designs and repairs.

SN74LS258BNE4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Active

Type:: Multiplexer

Circuit:: 4 x 2:1

Independent Circuits:: 1

Current - Output High, Low:: 2.6mA, 24mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

SN74LS258BNE4 FAQ

1.How can I place an order for SN74LS258BNE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS258BNE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS258BNE4 reliable?

The price and inventory of SN74LS258BNE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS258BNE4 is usually 5 days.

3.What payment methods are accepted for SN74LS258BNE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS258BNE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS258BNE4?

SN74LS258BNE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS258BNE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS258BNE4?

For technical support, including SN74LS258BNE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS258BNE4 requirements.

6.How does Aetrix verify that SN74LS258BNE4 is sourced from the original manufacturer or authorized distributors?

All SN74LS258BNE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS258BNE4 meets industry standards.

7.What is the process for return or replacement of SN74LS258BNE4?

All SN74LS258BNE4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS258BNE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS258BNE4 part is unused and in its original packaging.

Return procedure for SN74LS258BNE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…