Texas Instruments SN74LS298D
- Part No.:
- SN74LS298D
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SN74LS298D.pdf
- Description:
- IC MULTIPLEXER 4 X 2:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,792
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS298D from Texas Instruments is a quad 2-input multiplexer with common strobe and complementary outputs, implemented in bipolar LS-TTL logic. It features 16-pin PDIP packaging, operates over 0°C to 70°C, supports 5V nominal supply, and delivers typical propagation delay of 15 ns at VCC = 5V. It is used in digital data routing, function generator control, and address/data bus selection in legacy microprocessor systems.
For engineers reviewing the SN74LS298D datasheet, SN74LS298D pinout, SN74LS298D application, or SN74LS298D equivalent, key selection considerations include strobe-controlled data gating, complementary output drive capability, TTL-compatible input thresholds, and compatibility with standard LS-TTL fan-out and timing budgets.
Technical Context
The SN74LS298D integrates four independent 2:1 multiplexers sharing a single active-low strobe (G̅) that enables all channels simultaneously. Each channel accepts two data inputs (A/B), selects one via select line (S), and drives both true and inverted outputs (Y/Y̅).
Its LS-TTL design ensures compatibility with 74LS family logic levels and loading, with guaranteed high-level output voltage ≥2.7V at IOH = –0.4 mA and low-level output voltage ≤0.5V at IOL = 8 mA. Propagation delays are specified under standard load conditions (CL = 15 pF, RL = 1 kΩ).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74LS (Low-power Schottky TTL) - ensures backward compatibility with 74-series TTL systems and defined noise margins. |
| Supply Voltage | VCC = 4.75 V to 5.25 V - requires tightly regulated 5V rail; not tolerant of wider voltage ranges. |
| Propagation Delay | tPD = 15 ns max (A/B→Y or S→Y) - determines maximum clock/data rate in synchronous routing applications. |
| Output Drive | IOL = 8 mA / IOH = –0.4 mA - supports standard LS-TTL fan-out of 20 loads per output. |
| Operating Temperature | 0°C to +70°C - rated for commercial-grade environments; not qualified for industrial or extended temperature use. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - defines valid logic-low/high recognition window for interfacing with other TTL/CMOS sources. |
Pinout & Package
SN74LS298D is supplied in a 16-pin plastic dual in-line package (PDIP), with 0.3-inch body width and standard through-hole mounting footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G̅) | Active-low strobe enable | Disables all outputs (Y/Y̅ high-impedance) when high; required for functional operation. |
| 2 (1A) | Data input A, channel 1 | First data source for multiplexer channel 1; TTL-compatible voltage levels. |
| 3 (1B) | Data input B, channel 1 | Second data source for channel 1; selected by S1 when G̅ is low. |
| 4 (1Y) | True output, channel 1 | Active-drive output reflecting selected input (1A or 1B); complements 1Y̅. |
| 5 (1Y̅) | Inverted output, channel 1 | Complementary signal to 1Y; enables differential or logic-inversion use cases. |
| 6 (2A) | Data input A, channel 2 | Independent data path for second multiplexer; electrically isolated from channel 1. |
| 7 (2B) | Data input B, channel 2 | Alternate input for channel 2; shares same select logic as 2A. |
| 8 (GND) | Ground reference | Primary return path for all internal currents and output loads. |
| 9 (2Y̅) | Inverted output, channel 2 | Complement of 2Y; supports wired-OR or phase-sensitive logic functions. |
| 10 (2Y) | True output, channel 2 | Selected data output for channel 2; driven only when G̅ = low. |
| 11 (3Y) | True output, channel 3 | Third multiplexer output; identical timing and drive to 1Y/2Y. |
| 12 (3Y̅) | Inverted output, channel 3 | Complement of 3Y; enables direct connection to LS-TTL inputs without external inverters. |
| 13 (3B) | Data input B, channel 3 | Second input for channel 3; routed internally to 3Y/3Y̅ based on S3. |
| 14 (3A) | Data input A, channel 3 | Primary input for channel 3; selected when S3 = low. |
| 15 (S) | Common select line | Single control line determining A/B choice across all four channels simultaneously. |
| 16 (VCC) | Positive supply | 5V DC power input; bypassing with 0.1 µF ceramic capacitor near pin is mandatory for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 2:1 multiplexers | Enables parallel data routing in compact space-replaces four discrete 74LS157-style devices. |
| Complementary true/inverted outputs per channel | Eliminates need for external inverters in differential signaling or active-low logic paths. |
| Single active-low strobe (G̅) | Allows synchronized enable/disable of all four channels with one control signal and minimal PCB routing. |
| LS-TTL compatible input/output levels | Guarantees interoperability with legacy 74LS, 74S, and 74F logic families without level-shifting. |
| Standard 16-pin PDIP footprint | Supports through-hole prototyping, socket-based testing, and drop-in replacement in existing designs. |
Applications
| Function Generator Control | Microprocessor Address Bus Switching |
|---|---|
Use Scenario: Selecting between multiple waveform lookup tables or coefficient sets in analog/digital function generators. IC Role / Device Role / Timing Role: SN74LS298D acts as a digitally controlled analog signal path selector, routing precomputed values to DAC inputs based on mode register bits. Use Value: Reduces component count versus discrete gate solutions and maintains deterministic 15 ns switching latency across all four coefficient paths. | Use Scenario: Dynamically rerouting upper/lower address bytes during memory-mapped I/O cycles in 8-bit CPU systems (e.g., Z80, 8080). IC Role / Device Role / Timing Role: SN74LS298D serves as a strobed address multiplexer, enabling bank-switched memory access while preserving timing integrity under CPU control. Use Value: Provides simultaneous 4-bit address selection with guaranteed setup/hold timing relative to CPU strobes, avoiding race conditions in cycle-critical operations. |
| Legacy Test Equipment Data Routing | Digital Logic Training Board |
Use Scenario: Switching between calibration reference signals, DUT outputs, and measurement instrument inputs in benchtop test fixtures. IC Role / Device Role / Timing Role: SN74LS298D functions as a manual or microcontroller-gated signal router, isolating test paths with high off-state impedance when strobe is inactive. Use Value: Delivers clean signal isolation (>50 dB off-isolation implied by LS-TTL high-Z state) and eliminates crosstalk between concurrent test configurations. | Use Scenario: Teaching multiplexer behavior, truth tables, and combinational logic synthesis in university electronics labs. IC Role / Device Role / Timing Role: SN74LS298D provides hands-on demonstration of 2:1 selection, strobe gating, and complementary output generation using tactile switches and LED indicators. Use Value: Enables real-time observation of propagation delay and output inversion without oscilloscope dependency-ideal for introductory digital logic education. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS157N | Quad 2:1 mux with non-inverting outputs only; no Y̅ pins; identical strobe and select architecture. | Lacks complementary outputs - requires external inverters for inverted logic paths. | Choose SN74LS157N when inverted outputs are unnecessary and board space permits added components. |
| SN74LS158N | Quad 2:1 mux with active-low true outputs and no complementary outputs; shares pinout with SN74LS298D except Y̅ pins replaced by NC. | Designed for wired-AND applications; incompatible with circuits requiring Y̅ signals. | Select SN74LS158N only if system logic uses active-low assertion and does not rely on signal inversion at the mux stage. |
Compared with SN74LS157N and SN74LS158N, the SN74LS298D uniquely provides true/inverted outputs per channel in the same 16-pin PDIP package-enabling direct interface to both polarities of downstream logic without added gates or layout changes.
Availability
SN74LS298D is available at Aetrix Electronics and suitable for legacy system repair, educational lab equipment, industrial controller refurbishment, and aerospace obsolescence mitigation requiring stable component supply and long-term traceability.
Supply support for SN74LS298D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog ICs, embedded processors, and logic devices with broad industrial, automotive, and consumer reach.
The SN74LS298D belongs to TI's legacy 74LS logic product line, engineered for reliability and interoperability in fixed-function digital systems where predictable timing, robust noise immunity, and through-hole serviceability remain critical.
FAQ
What is the function of the strobe pin (G̅) on the SN74LS298D?
The strobe pin (G̅, Pin 1) is an active-low enable that controls all four multiplexer channels simultaneously. When G̅ is high, all outputs (Y and Y̅) enter high-impedance state regardless of select or input states. Only when G̅ is low do the channels respond to S and A/B inputs. This allows synchronized gating of data paths in timing-critical systems using the SN74LS298D.
Does the SN74LS298D support 3.3V operation?
No, the SN74LS298D is strictly a 5V-only device. Its internal bipolar transistor structure and LS-TTL input thresholds require VCC between 4.75 V and 5.25 V. Operation at 3.3V will result in undefined logic states, excessive propagation delay, or failure to recognize valid high-level inputs. For 3.3V systems, consider modern CMOS alternatives-not the SN74LS298D.
How many independent data channels does the SN74LS298D provide?
The SN74LS298D provides four independent 2:1 multiplexer channels. Each channel has dedicated A and B inputs, a shared select line (S), and separate true (Y) and inverted (Y̅) outputs. All channels share the same strobe (G̅) and supply (VCC/GND) connections, enabling coordinated operation while maintaining electrical isolation between data paths in the SN74LS298D.
Can the SN74LS298D replace the SN74LS157N in an existing design?
The SN74LS298D is pin-compatible with the SN74LS157N for all shared pins (inputs, outputs, strobe, select, supply), but adds Y̅ outputs on Pins 5, 9, 12, and 14-previously no-connect on SN74LS157N. If those pins are unconnected or terminated, SN74LS298D can serve as a functional upgrade. However, existing traces tied to those pins must be verified before substitution in the SN74LS298D.
What is the maximum recommended capacitive load for SN74LS298D outputs?
TI specifies a maximum load capacitance of 15 pF for guaranteed timing performance (tPD, tPLH, tPHL) in the SN74LS298D datasheet. Exceeding this value increases propagation delay nonlinearly and may cause marginal setup/hold violations in high-speed synchronous designs. For heavier loads, buffer stages or lower-capacitance routing practices are required to maintain reliable operation of the SN74LS298D.
SN74LS298D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74LS
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Multiplexer
- Circuit:
- 4 x 2:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 400µA, 8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.75V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SN74LS298D FAQ
1.How can I place an order for SN74LS298D through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS298D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS298D reliable?
The price and inventory of SN74LS298D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS298D is usually 5 days.
3.What payment methods are accepted for SN74LS298D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS298D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS298D?
SN74LS298D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS298D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS298D?
For technical support, including SN74LS298D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS298D requirements.
6.How does Aetrix verify that SN74LS298D is sourced from the original manufacturer or authorized distributors?
All SN74LS298D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS298D meets industry standards.
7.What is the process for return or replacement of SN74LS298D?
All SN74LS298D units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS298D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS298D part is unused and in its original packaging.
Return procedure for SN74LS298D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS298D Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
