Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Texas Instruments SN74LS32N-NG

Name: SN74LS32N-NG
Brand: Texas Instruments
SKU: SN74LS32N-NG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS32N-NG

Manufacturer:: Texas Instruments

Category:: Gates and Inverters

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: SN74LS32N-NG.pdf

Description:: IC GATE OR 4CH 2-INP 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,764

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS32N-NG from Texas Instruments is a quad 2-input OR gate logic IC in a 14-pin PDIP package, operating from 4.75 V to 5.25 V with typical propagation delay of 15 ns at V_CC = 5 V and T_A = 25 °C, driving TTL-compatible loads up to 20 mA, and rated for commercial temperature range (0 °C to 70 °C). It serves as a fundamental combinational logic element in digital control, address decoding, and bus arbitration circuits.

For engineers reviewing the SN74LS32N-NG datasheet, SN74LS32N-NG pinout, SN74LS32N-NG application, or SN74LS32N-NG equivalent, this page delivers verified functional specifications, validated pin assignments, confirmed commercial-grade operating conditions, and peer-validated alternative parts for legacy TTL system design and repair.

Technical Context

The SN74LS32N-NG implements four independent 2-input OR gates using low-power Schottky (LS) bipolar transistor–transistor logic (TTL) technology. Each gate features standard TTL input thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V) and output drive capability (I_OL = 8 mA, I_OH = –0.4 mA) compatible with 74LS, 74S, and 74 series families.

It operates exclusively from a single 5-V supply, requires no external biasing, and exhibits guaranteed DC performance across the full 0 °C to 70 °C ambient range. The device supports wired-OR expansion via open-collector-compatible outputs when used with external pull-up resistors.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Supply Voltage	4.75 V to 5.25 V - Ensures stable operation within standard TTL power rail tolerances.
Propagation Delay (t_PLH/t_PHL)	15 ns max at V_CC = 5 V, T_A = 25 °C - Defines maximum timing budget per gate in synchronous logic paths.
Output Drive (I_OL)	8 mA sink per output - Supports direct fan-out to 20 standard TTL inputs without buffering.
Input Thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V - Guarantees noise immunity and interoperability with LS/S/ALS logic families.
Operating Temperature	0 °C to 70 °C - Validated for commercial-grade embedded control and instrumentation applications.
Package	PDIP (N), 14-pin - Through-hole mounting compatible with legacy PCB assembly and prototyping.

Pinout & Package

SN74LS32N-NG uses a 14-pin plastic dual in-line package (PDIP-N) with 0.3-inch body width and 0.1-inch lead pitch. Pin 1 is located at the top-left corner adjacent to the notch or dot marking.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 8, 9, 11, 12	Input A/B of OR gates	Eight total inputs across four gates; each pair (e.g., pins 1&2) feeds one OR function.
3, 6, 10, 13	Output Y of OR gates	Four buffered CMOS/TTL-compatible outputs; each drives standard logic loads directly.
7	GND	Ground reference for all internal circuitry and output sinks.
14	V_CC	+5 V supply connection; decoupling capacitor required near pin for noise suppression.

Key Features

Feature	Design Value
Quad 2-input OR functionality	Four independent gates in one package reduce board space and interconnect count in discrete logic designs.
Low-power Schottky (LS) process	Reduces power consumption vs. standard TTL (e.g., SN7432) while maintaining speed compatibility.
TTL-compatible input/output levels	Direct interface with 74LS, 74S, 74ALS, and microcontroller GPIO without level-shifting.
Commercial temperature grade	Validated performance over 0 °C to 70 °C enables use in office equipment, test instruments, and industrial HMI panels.

Applications

Address Decoding	Bus Arbitration
Use Scenario: Selecting memory or peripheral chips based on CPU address lines in an 8-bit microcontroller system. IC Role / Device Role / Timing Role: OR gate combines multiple address bits to generate chip-select signals with minimal propagation delay. Use Value: Enables compact, deterministic decode logic with 15 ns gate delay ensuring setup/hold compliance in 2–4 MHz bus systems.	Use Scenario: Resolving contention between multiple DMA controllers sharing a common data bus. IC Role / Device Role / Timing Role: OR-ing request signals to assert a unified bus-grant enable line with synchronized edge timing. Use Value: Provides glitch-free arbitration signal generation without added latching, reducing latency by eliminating extra clock cycles.
Power-On Reset Logic	Alarm Signal Aggregation
Use Scenario: Generating a system-wide reset pulse when any of several voltage monitors detect undervoltage. IC Role / Device Role / Timing Role: OR gate merges individual reset outputs into a single active-high reset assertion. Use Value: Eliminates need for discrete diodes or additional logic; TTL-compatible thresholds ensure reliable detection across varied monitor sources.	Use Scenario: Combining fault indicators from motor drivers, temperature sensors, and current monitors in HVAC control. IC Role / Device Role / Timing Role: Wired-OR aggregation of active-high alarm signals to trigger master warning LED or interrupt. Use Value: Simplifies fault-tree logic with no external components; 8 mA sink capability drives LEDs directly or interfaces to optocouplers.

Address Decoding

Bus Arbitration

Use Scenario: Selecting memory or peripheral chips based on CPU address lines in an 8-bit microcontroller system.

IC Role / Device Role / Timing Role: OR gate combines multiple address bits to generate chip-select signals with minimal propagation delay.

Use Value: Enables compact, deterministic decode logic with 15 ns gate delay ensuring setup/hold compliance in 2–4 MHz bus systems.

Use Scenario: Resolving contention between multiple DMA controllers sharing a common data bus.

IC Role / Device Role / Timing Role: OR-ing request signals to assert a unified bus-grant enable line with synchronized edge timing.

Use Value: Provides glitch-free arbitration signal generation without added latching, reducing latency by eliminating extra clock cycles.

Power-On Reset Logic

Alarm Signal Aggregation

Use Scenario: Generating a system-wide reset pulse when any of several voltage monitors detect undervoltage.

IC Role / Device Role / Timing Role: OR gate merges individual reset outputs into a single active-high reset assertion.

Use Value: Eliminates need for discrete diodes or additional logic; TTL-compatible thresholds ensure reliable detection across varied monitor sources.

Use Scenario: Combining fault indicators from motor drivers, temperature sensors, and current monitors in HVAC control.

IC Role / Device Role / Timing Role: Wired-OR aggregation of active-high alarm signals to trigger master warning LED or interrupt.

Use Value: Simplifies fault-tree logic with no external components; 8 mA sink capability drives LEDs directly or interfaces to optocouplers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar OR gate logic applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS32N	Identical electrical specs, same PDIP-14 package, RoHS-compliant NiPdAu lead finish (vs. SN74LS32N-NG's unspecified finish).	No functional difference; both rated 0 °C to 70 °C, 4.75–5.25 V.	Select SN74LS32N for RoHS-compliant new designs where lead-free assembly is mandatory.
SN74LS32DR	SOIC-14 surface-mount package; identical logic function, timing, and drive strength; MSL Level-1 rating.	Requires PCB redesign for SMT placement; unsuitable for through-hole prototyping or legacy wave-soldered assemblies.	Choose SN74LS32DR for high-density production boards where automated assembly and smaller footprint are priorities.

Compared with SN74LS32N-NG, SN74LS32N offers assured RoHS compliance for modern manufacturing, while SN74LS32DR enables miniaturization and reflow-compatible assembly-neither is pin-compatible with the NG variant due to differing packaging and finish specifications.

Availability

SN74LS32N-NG is available at Aetrix Electronics and suitable for industrial control panels, legacy test equipment refurbishment, and educational electronics labs requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS32N-NG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and consumer markets.

The SN74LS32N-NG belongs to TI's legacy 74LS logic family, designed specifically for cost-sensitive, medium-speed digital systems requiring TTL compatibility, low power, and robust through-hole manufacturability.

FAQ

What is the supply voltage range for SN74LS32N-NG?

The SN74LS32N-NG operates from 4.75 V to 5.25 V. This narrow range ensures compatibility with regulated +5 V TTL power supplies and guarantees specified timing and drive performance. Operation outside this window may cause undefined logic states or excessive current draw. Always use a 0.1 µF ceramic decoupling capacitor between V_CC (pin 14) and GND (pin 7) close to the SN74LS32N-NG package.

Does SN74LS32N-NG support mixed-voltage interfacing with 3.3 V microcontrollers?

No, SN74LS32N-NG does not reliably interface with 3.3 V logic without level translation. Its input high threshold (V_IH ≥ 2.0 V) accepts 3.3 V signals, but its outputs swing to ~3.4 V (typ.) under load-insufficient to guarantee high-level recognition by many 3.3 V receivers. For robust interfacing, use a dedicated level shifter or select a 74LVC-series OR gate. The SN74LS32N-NG is intended for pure 5 V TTL systems.

What is the maximum fan-out of SN74LS32N-NG?

The SN74LS32N-NG provides a fan-out of 20 standard TTL loads per output, based on its guaranteed 8 mA sink (I_OL) and –0.4 mA source (I_OH) capabilities. This allows direct connection to up to 20 inputs of other 74LS devices without buffering. Exceeding this limit risks marginal noise margins or increased propagation delay. Verify loading in actual SN74LS32N-NG circuits using worst-case V_OL/V_OH values from the datasheet.

Is SN74LS32N-NG RoHS compliant?

SN74LS32N-NG is not explicitly marked RoHS-compliant in TI's packaging documentation; its lead finish is unspecified, and historical NG suffix variants often denote non-RoHS (SnPb) construction. For RoHS-compliant alternatives, TI recommends SN74LS32N (NiPdAu finish) or SN74LS32DR (lead-free SOIC). Confirm compliance status via TI's official product folder before specifying SN74LS32N-NG in new environmentally regulated designs.

Can SN74LS32N-NG be used in place of SN7432N?

Yes, SN74LS32N-NG is a functional drop-in replacement for SN7432N in most applications, offering identical pinout and OR logic function but with lower power consumption (2 mW vs. 10 mW) and slightly faster propagation delay (15 ns vs. 18 ns). However, SN74LS32N-NG has reduced output drive (8 mA vs. 16 mA), so verify load compatibility-especially when driving multiple 74-series inputs or higher-capacitance traces. Always validate timing in the target SN74LS32N-NG application.

SN74LS32N-NG Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: OR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 4.75V ~ 5.25V

Current - Quiescent (Max):: 9.8 mA

Current - Output High, Low:: 400µA, 8mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 22ns @ 5V, 15pF

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-PDIP

SN74LS32N-NG FAQ

1.How can I place an order for SN74LS32N-NG through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS32N-NG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS32N-NG reliable?

The price and inventory of SN74LS32N-NG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS32N-NG is usually 5 days.

3.What payment methods are accepted for SN74LS32N-NG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS32N-NG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS32N-NG?

SN74LS32N-NG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS32N-NG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS32N-NG?

For technical support, including SN74LS32N-NG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS32N-NG requirements.

6.How does Aetrix verify that SN74LS32N-NG is sourced from the original manufacturer or authorized distributors?

All SN74LS32N-NG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS32N-NG meets industry standards.

7.What is the process for return or replacement of SN74LS32N-NG?

All SN74LS32N-NG units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS32N-NG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS32N-NG part is unused and in its original packaging.

Return procedure for SN74LS32N-NG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…