Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LS367ANG4

Name: SN74LS367ANG4
Brand: Texas Instruments
SKU: SN74LS367ANG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS367ANG4

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: SN74LS367ANG4.pdf

Description:: IC BUF NON-INVERT 5.25V 16DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,750

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS367ANG4 from Texas Instruments is a hex buffer/line driver with three-state outputs, designed for bus-oriented bidirectional data transmission in TTL-compatible digital systems. It features 6 independent non-inverting buffers, ±20 mA output drive capability, 15 ns typical propagation delay at V_CC = 5 V, and operates over 0°C to 70°C. It is commonly used in microprocessor address/data bus buffering and memory interface circuits.

For engineers reviewing the SN74LS367ANG4 datasheet, SN74LS367ANG4 pinout, SN74LS367ANG4 application, or SN74LS367ANG4 equivalent, this page delivers verified functional specifications, package mapping to PDIP-16, confirmed three-state control logic, real-world timing values, and validated drop-in alternatives for industrial control and legacy system upgrades.

Technical Context

The SN74LS367ANG4 implements six independent non-inverting buffer gates, each with separate active-low enable inputs (1G, 2G) controlling two groups of three buffers. Its three-state outputs support high-impedance disconnection during bus contention or idle cycles, enabling shared-bus architectures without external isolation.

It uses standard TTL circuitry with Schottky-clamped transistors for improved speed and noise immunity. Input thresholds are compatible with LS-TTL and standard TTL logic families, and output voltage levels meet TTL VOH ≥ 2.7 V and VOL ≤ 0.5 V under rated load conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	LS-TTL - ensures compatibility with legacy 74LS-series systems and predictable DC noise margins
Number of Channels	6 non-inverting buffers - supports parallel data path expansion without signal inversion
Output Type	Three-state (active-low enable) - enables bidirectional bus sharing with no external bus transceivers
t_PD (max)	25 ns at V_CC = 5 V, T_A = 25°C - defines worst-case timing budget for synchronous bus cycles
I_OH/I_OL	-20 mA / +20 mA - drives standard TTL loads directly, eliminating need for pull-up resistors on bus lines
Operating Temperature	0°C to 70°C - qualified for commercial-grade embedded control and instrumentation applications
Supply Voltage	4.75 V to 5.25 V - tight regulation requirement ensures stable switching thresholds and fanout integrity

Pinout & Package

SN74LS367ANG4 is supplied in a 16-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width and through-hole mounting. Pin 1 is marked by a notch or dot; the package complies with JEDEC MS-001 and supports wave or hand soldering.

Pin/Terminal	Circuit Role	Design Meaning
1G	Group 1 Output Enable (active-low)	Controls Y1–Y3; low enables buffers, high forces high-impedance state
1A1–1A3	Group 1 Inputs	Non-inverting inputs for first three buffers (Y1–Y3)
1Y1–1Y3	Group 1 Outputs	Three-state non-inverting outputs corresponding to 1A1–1A3
2G	Group 2 Output Enable (active-low)	Controls Y4–Y6; independent of 1G for split-bus control
2A1–2A3	Group 2 Inputs	Non-inverting inputs for last three buffers (Y4–Y6)
2Y1–2Y3	Group 2 Outputs	Three-state non-inverting outputs corresponding to 2A1–2A3
GND	Ground Reference	Power return path for all logic and output stages
V_CC	Positive Supply	+5 V supply for internal logic and output drivers

Key Features

Feature	Design Value
Independent dual-enable architecture	Allows selective activation of two 3-bit data lanes-ideal for segmented address/data buses
High-output current drive	±20 mA per output sustains full fanout to 20 LS-TTL loads without degradation
Matched propagation delays	Typical t_PD = 15 ns across all six channels ensures deterministic bus timing alignment
TTL-compatible input thresholds	V_IL ≤ 0.8 V and V_IH ≥ 2.0 V guarantee interoperability with 74LS, 74S, and standard TTL sources
Robust ESD protection	Exceeds 2 kV HBM - suitable for manual handling and board-level integration in non-cleanroom environments

Applications

Microprocessor Address Bus Buffering	Industrial PLC I/O Expansion
Use Scenario: Isolating and driving 16-bit address lines from a microprocessor to multiple peripheral decoders in a rack-mounted controller. IC Role / Device Role / Timing Role: Non-inverting three-state buffer providing controlled signal fanout and bus contention management. Use Value: Enables clean address decoding without signal skew or loading-induced timing violations across long PCB traces.	Use Scenario: Expanding discrete input/output capacity in a programmable logic controller using shared backplane wiring. IC Role / Device Role / Timing Role: Bidirectional data lane conditioner with group-selectable enable for modular I/O card addressing. Use Value: Reduces inter-card crosstalk and supports hot-swap-safe bus arbitration via independent 1G/2G control.
Legacy Memory Interface Support	Test Equipment Signal Conditioning
Use Scenario: Interfacing an 8-bit microcontroller to 27C256 EPROM and 62256 SRAM chips on a single 8-bit data bus. IC Role / Device Role / Timing Role: Data bus transceiver substitute for unidirectional read/write paths with precise enable timing. Use Value: Eliminates need for dedicated transceivers while maintaining setup/hold timing compliance per JEDEC 22-A112.	Use Scenario: Driving calibrated logic signals from automated test equipment to DUTs with variable capacitive loading. IC Role / Device Role / Timing Role: Impedance-matched buffer stage ensuring signal integrity across mixed-technology test fixtures. Use Value: Maintains <1 ns channel-to-channel skew and preserves rise/fall times under 50 pF load conditions.

Microprocessor Address Bus Buffering

Industrial PLC I/O Expansion

Use Scenario: Isolating and driving 16-bit address lines from a microprocessor to multiple peripheral decoders in a rack-mounted controller.

IC Role / Device Role / Timing Role: Non-inverting three-state buffer providing controlled signal fanout and bus contention management.

Use Value: Enables clean address decoding without signal skew or loading-induced timing violations across long PCB traces.

Use Scenario: Expanding discrete input/output capacity in a programmable logic controller using shared backplane wiring.

IC Role / Device Role / Timing Role: Bidirectional data lane conditioner with group-selectable enable for modular I/O card addressing.

Use Value: Reduces inter-card crosstalk and supports hot-swap-safe bus arbitration via independent 1G/2G control.

Legacy Memory Interface Support

Test Equipment Signal Conditioning

Use Scenario: Interfacing an 8-bit microcontroller to 27C256 EPROM and 62256 SRAM chips on a single 8-bit data bus.

IC Role / Device Role / Timing Role: Data bus transceiver substitute for unidirectional read/write paths with precise enable timing.

Use Value: Eliminates need for dedicated transceivers while maintaining setup/hold timing compliance per JEDEC 22-A112.

Use Scenario: Driving calibrated logic signals from automated test equipment to DUTs with variable capacitive loading.

IC Role / Device Role / Timing Role: Impedance-matched buffer stage ensuring signal integrity across mixed-technology test fixtures.

Use Value: Maintains <1 ns channel-to-channel skew and preserves rise/fall times under 50 pF load conditions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex buffer with three-state output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS244N	Octal (8-channel) non-inverting buffer; identical enable architecture and timing specs	Higher channel count suits wider buses; requires PCB layout change due to 20-pin PDIP footprint	Select when expanding from 6- to 8-bit data paths without changing logic behavior
SN74LS368N	Inverting hex buffer with three-state outputs; same pinout and electrical specs except polarity	Required where bus logic demands signal inversion (e.g., complemented control strobes)	Choose only when system-level timing analysis confirms inversion does not violate setup/hold windows

Compared with SN74LS244N and SN74LS368N, the SN74LS367ANG4 provides optimal channel density for 6-bit sub-buses, avoids unnecessary pin count overhead, and eliminates polarity-related timing recalculations required with the inverting SN74LS368N.

Availability

SN74LS367ANG4 is available at Aetrix Electronics and suitable for industrial control systems, legacy instrumentation upgrades, and military-grade commercial retrofits requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS367ANG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in reliable, high-volume IC manufacturing.

The SN74LS367ANG4 belongs to TI's legacy 74LS logic family, engineered specifically for backward compatibility, deterministic timing, and robust operation in mission-critical industrial and aerospace subsystems.

FAQ

What is the function of the 1G and 2G pins on the SN74LS367ANG4?

The 1G and 2G pins are active-low output enable inputs that independently control two groups of three buffers. When 1G is low, outputs Y1–Y3 follow their respective inputs (1A1–1A3); when high, those outputs enter high-impedance state. The same applies to 2G and Y4–Y6. This allows SN74LS367ANG4 to manage segmented data paths without external logic.

Can SN74LS367ANG4 be used in place of SN74LS368N?

No - SN74LS367ANG4 is a non-inverting hex buffer, while SN74LS368N is inverting. Swapping them without logic inversion elsewhere will cause functional failure. The SN74LS367ANG4 pinout matches SN74LS368N, but polarity mismatch makes direct substitution invalid unless system-level signal inversion is compensated.

What is the maximum clock frequency supported by SN74LS367ANG4?

SN74LS367ANG4 is not a clocked device and has no defined maximum clock frequency. Its usable data rate depends on propagation delay (25 ns max) and system timing margins. For reliable operation in synchronous buses, it supports data valid windows up to approximately 40 MHz when paired with compatible setup/hold timing.

Is SN74LS367ANG4 RoHS compliant?

Yes - SN74LS367ANG4 carries "Yes" in the RoHS column of TI's official packaging documentation and uses NiPdAu (NIPDAU) lead finish, meeting EU RoHS Directive 2011/65/EU requirements for restricted substances.

Does SN74LS367ANG4 require external pull-up resistors on its outputs?

No - SN74LS367ANG4 features active push-pull outputs capable of sourcing and sinking ±20 mA. External pull-ups are unnecessary for standard TTL bus termination; they would interfere with three-state functionality and increase power consumption unnecessarily.

SN74LS367ANG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Discontinued at Digi-Key

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 2, 4 (Hex)

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 2.6mA, 24mA

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

SN74LS367ANG4 FAQ

1.How can I place an order for SN74LS367ANG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS367ANG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS367ANG4 reliable?

The price and inventory of SN74LS367ANG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS367ANG4 is usually 5 days.

3.What payment methods are accepted for SN74LS367ANG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS367ANG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS367ANG4?

SN74LS367ANG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS367ANG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS367ANG4?

For technical support, including SN74LS367ANG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS367ANG4 requirements.

6.How does Aetrix verify that SN74LS367ANG4 is sourced from the original manufacturer or authorized distributors?

All SN74LS367ANG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS367ANG4 meets industry standards.

7.What is the process for return or replacement of SN74LS367ANG4?

All SN74LS367ANG4 units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS367ANG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS367ANG4 part is unused and in its original packaging.

Return procedure for SN74LS367ANG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…