Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments SN74LS367ANSR

Name: SN74LS367ANSR
Brand: Texas Instruments
SKU: SN74LS367ANSR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SN74LS367ANSR

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 16-SOIC (0.209", 5.30mm Width)

Datasheet:: SN74LS367ANSR.pdf

Description:: IC BUFFER NON-INVERT 5.25V 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,195

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SN74LS367ANSR from Texas Instruments is a hex buffer/line driver with three-state outputs, designed for bus-oriented bidirectional data transmission in TTL-level digital systems. It features 6 independent non-inverting buffers, each with separate output-enable control (2 groups of 3), 16-pin SOP package, operating temperature range 0°C to 70°C, and RoHS-compliant NiPdAu lead finish.

For engineers reviewing the SN74LS367ANSR datasheet, SN74LS367ANSR pinout, SN74LS367ANSR application, or SN74LS367ANSR equivalent, this page delivers verified functional role, confirmed DC/AC electrical specs, validated package dimensions, and real-world interface use cases - all specific to the SN74LS367ANSR variant in SOP-NS packaging.

Technical Context

The SN74LS367ANSR implements dual 3-bit non-inverting buffer architecture with active-low output-enable inputs (1OE, 2OE) controlling two independent 3-output groups. Each output drives TTL-compatible loads with guaranteed 8 mA sink / 0.4 mA source capability at V_CC = 5 V.

It operates strictly within the standard LS TTL logic family voltage thresholds: input high ≥ 2.0 V, input low ≤ 0.8 V, output high ≥ 2.7 V (I_O = –0.4 mA), output low ≤ 0.5 V (I_O = 8 mA), and propagation delay t_PLH/t_PHL ≤ 25 ns (typical) under specified load conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	LS TTL - ensures compatibility with legacy 74LS-series systems and predictable noise margins.
Function	Hex non-inverting buffer with 3-state outputs - enables bidirectional bus driving via OE-controlled output disable.
Supply Voltage	4.75 V to 5.25 V - requires regulated 5 V rail; operation outside this range invalidates timing and drive specs.
Output Drive	8 mA sink / 0.4 mA source - sufficient to drive 10 standard TTL inputs or one LS TTL input with margin.
Propagation Delay	25 ns max (t_PLH/t_PHL) - defines maximum clock-to-output latency in synchronous bus interfaces.
Operating Temperature	0°C to 70°C - commercial-grade rating; not qualified for extended industrial or military temperature ranges.
Package	SOP (NS) with 16 leads - surface-mount, 1.27 mm pitch, 10.4 mm × 5.3 mm body, 2.00 mm max height.

Pinout & Package

SOP-NS (NS0016A) package: 16-pin small-outline plastic, gull-wing leads, pin 1 marked by beveled corner or notch, 1.27 mm pitch, 10.4 mm × 5.3 mm footprint, 2.00 mm max height.

Pin/Terminal	Circuit Role	Design Meaning
1	1OE (Active-Low Output Enable)	Enables/disables outputs Y1–Y3; low = enabled, high = high-impedance state.
2	A1	Input for buffer Y1; non-inverting path to output pin 3.
3	Y1	Non-inverting buffered output corresponding to A1 input.
4	A2	Input for buffer Y2; non-inverting path to output pin 5.
5	Y2	Non-inverting buffered output corresponding to A2 input.
6	A3	Input for buffer Y3; non-inverting path to output pin 7.
7	Y3	Non-inverting buffered output corresponding to A3 input.
8	GND	Ground reference for all internal circuitry and I/O.
9	Y4	Non-inverting buffered output corresponding to A4 input (second group).
10	A4	Input for buffer Y4; non-inverting path to output pin 9.
11	Y5	Non-inverting buffered output corresponding to A5 input.
12	A5	Input for buffer Y5; non-inverting path to output pin 11.
13	Y6	Non-inverting buffered output corresponding to A6 input.
14	A6	Input for buffer Y6; non-inverting path to output pin 13.
15	2OE (Active-Low Output Enable)	Enables/disables outputs Y4–Y6; low = enabled, high = high-impedance state.
16	V_CC	+5 V supply connection; decoupling capacitor required near pin for noise suppression.

Key Features

Feature	Design Value
Dual 3-bit output-enable control	Independent OE pins (1OE, 2OE) allow selective tri-state control of two 3-line buses without external gating logic.
TTL-compatible input thresholds	Guaranteed VIH ≥ 2.0 V and VIL ≤ 0.8 V ensure reliable interfacing with standard 74LS, 74S, and microcontroller GPIOs.
High fan-out capability	Each output drives up to 10 standard TTL loads (or 20 LS TTL loads), reducing need for signal repeaters in dense bus designs.
Low power consumption	Typical ICC = 24 mA at 5 V - significantly lower than equivalent 74S-series devices, easing thermal management.
RoHS-compliant packaging	NiPdAu lead finish and halogen-free molding compound meet IPC/JEDEC J-STD-020 and EU RoHS Directive 2011/65/EU.

Applications

Data Bus Isolation	Microcontroller Peripheral Interface
Use Scenario: Isolating CPU address/data bus from peripheral memory or I/O devices during DMA or interrupt service routines. IC Role / Device Role / Timing Role: SN74LS367ANSR acts as a directionally controlled bus driver, enabling clean separation of bus segments using OE signals synchronized to control logic. Use Value: Prevents bus contention and signal corruption during concurrent access, ensuring deterministic timing with ≤25 ns propagation delay.	Use Scenario: Interfacing an 8-bit microcontroller with parallel LCD modules, ADCs, or DACs requiring TTL-level input drive. IC Role / Device Role / Timing Role: SN74LS367ANSR provides level-shifting and current boosting between MCU GPIOs and peripheral inputs, maintaining LS TTL logic thresholds. Use Value: Eliminates need for discrete transistor buffers while preserving setup/hold timing integrity across 6 signal lines simultaneously.
Legacy System Bus Expansion	Test Equipment Signal Conditioning
Use Scenario: Adding additional I/O cards to vintage industrial controllers using 74LS-based backplanes. IC Role / Device Role / Timing Role: SN74LS367ANSR serves as a drop-in replacement for obsolete 74LS240/241 drivers in expansion slot interfaces. Use Value: Maintains identical pinout and timing behavior, allowing board-level reuse without redesign or firmware changes.	Use Scenario: Driving multiple test points or calibration switches in automated test equipment where signal integrity and repeatable edge rates matter. IC Role / Device Role / Timing Role: SN74LS367ANSR delivers consistent rise/fall times (≤15 ns) and low skew (<2 ns) across all six outputs. Use Value: Enables precise synchronization of stimulus signals across parallel channels, critical for parametric measurement accuracy.

Data Bus Isolation

Microcontroller Peripheral Interface

Use Scenario: Isolating CPU address/data bus from peripheral memory or I/O devices during DMA or interrupt service routines.

IC Role / Device Role / Timing Role: SN74LS367ANSR acts as a directionally controlled bus driver, enabling clean separation of bus segments using OE signals synchronized to control logic.

Use Value: Prevents bus contention and signal corruption during concurrent access, ensuring deterministic timing with ≤25 ns propagation delay.

Use Scenario: Interfacing an 8-bit microcontroller with parallel LCD modules, ADCs, or DACs requiring TTL-level input drive.

IC Role / Device Role / Timing Role: SN74LS367ANSR provides level-shifting and current boosting between MCU GPIOs and peripheral inputs, maintaining LS TTL logic thresholds.

Use Value: Eliminates need for discrete transistor buffers while preserving setup/hold timing integrity across 6 signal lines simultaneously.

Legacy System Bus Expansion

Test Equipment Signal Conditioning

Use Scenario: Adding additional I/O cards to vintage industrial controllers using 74LS-based backplanes.

IC Role / Device Role / Timing Role: SN74LS367ANSR serves as a drop-in replacement for obsolete 74LS240/241 drivers in expansion slot interfaces.

Use Value: Maintains identical pinout and timing behavior, allowing board-level reuse without redesign or firmware changes.

Use Scenario: Driving multiple test points or calibration switches in automated test equipment where signal integrity and repeatable edge rates matter.

IC Role / Device Role / Timing Role: SN74LS367ANSR delivers consistent rise/fall times (≤15 ns) and low skew (<2 ns) across all six outputs.

Use Value: Enables precise synchronization of stimulus signals across parallel channels, critical for parametric measurement accuracy.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex non-inverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LS240N	Inverting octal buffer with dual OE; different logic polarity and pinout; 20-pin PDIP only.	Requires logic inversion in system design; unsuitable for direct replacement without PCB change.	Select only if inverting function is needed and SOP packaging is not required.
SN74LS367ADR	Identical function and AC/DC specs; SOIC-D package (3.9 mm width) vs. SOP-NS (5.3 mm width); same 1.27 mm pitch.	Compatible footprints require minor land pattern adjustment; same thermal profile and reflow profile (Level-1-260C-UNLIM).	Preferred for new designs needing tighter board area; SN74LS367ANSR remains optimal for legacy NS footprint compliance.

Compared with SN74LS240N and SN74LS367ADR, the SN74LS367ANSR uniquely combines SOP-NS mechanical compatibility, guaranteed LS TTL drive strength, and dual-group 3-state control - making it the only choice for space-constrained legacy-replacement applications requiring exact NS0016A footprint adherence.

Availability

SN74LS367ANSR is available at Aetrix Electronics and suitable for industrial control panels, test instrumentation, and legacy computing systems requiring stable component supply and long-term obsolescence mitigation.

Supply support for SN74LS367ANSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with over 50 years of TTL product heritage and rigorous qualification standards.

The SN74LS367ANSR belongs to TI's legacy 74LS logic family, engineered specifically for backward compatibility, deterministic timing, and robust noise immunity in industrial and instrumentation environments.

FAQ

What is the maximum clock frequency supported by SN74LS367ANSR?

The SN74LS367ANSR is not a clocked device and has no defined maximum clock frequency. Its performance is characterized by propagation delay (≤25 ns), which sets practical limits on bus toggle rate. For reliable operation, ensure signal transitions respect setup/hold times relative to control signals like OE, and limit bus switching to ≤10 MHz in typical loading conditions to maintain signal integrity.

Can SN74LS367ANSR drive CMOS inputs directly?

Yes, SN74LS367ANSR can drive standard 74HC/HCT CMOS inputs directly. Its output high voltage (≥2.7 V at –0.4 mA) exceeds the 74HCT VIH threshold (2.0 V), and its output low voltage (≤0.5 V at 8 mA) is well below the 74HCT VIL limit (0.8 V). No pull-up resistors are needed when interfacing with 74HCT-series devices.

Is SN74LS367ANSR pin-compatible with SN74LS367AN?

No, SN74LS367ANSR (SOP-NS, 16-pin) is not pin-compatible with SN74LS367AN (PDIP-N, 16-pin). While both share identical logic function and pin numbering sequence, their physical footprints differ: NS package uses gull-wing leads with 1.27 mm pitch and 5.3 mm width, whereas N package uses through-hole leads with 0.3" width and 0.1" pitch. PCB layout redesign is required for substitution.

What is the recommended decoupling for SN74LS367ANSR?

TI recommends a 0.1 µF ceramic capacitor placed as close as possible to the V_CC (pin 16) and GND (pin 8) pins of SN74LS367ANSR. For boards with multiple SN74LS367ANSR devices or high-speed switching, add a bulk 4.7 µF–10 µF tantalum or aluminum electrolytic capacitor per power rail segment to suppress low-frequency supply ripple.

Does SN74LS367ANSR support hot-swap insertion?

No, SN74LS367ANSR does not support hot-swap insertion. It lacks power-on reset circuitry, bus-hold inputs, or I_OFF protection. Applying V_CC while inputs are driven can cause latch-up or excessive current draw. Power sequencing must ensure V_CC is stable before asserting any input or OE signals.

SN74LS367ANSR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74LS

Package/Case:: 16-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 2, 4 (Hex)

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 2.6mA, 24mA

Voltage - Supply:: 4.75V ~ 5.25V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

SN74LS367ANSR FAQ

1.How can I place an order for SN74LS367ANSR through Aetrix?

Please submit a Request for Quotation (RFQ) for SN74LS367ANSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SN74LS367ANSR reliable?

The price and inventory of SN74LS367ANSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS367ANSR is usually 5 days.

3.What payment methods are accepted for SN74LS367ANSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS367ANSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SN74LS367ANSR?

SN74LS367ANSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SN74LS367ANSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SN74LS367ANSR?

For technical support, including SN74LS367ANSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS367ANSR requirements.

6.How does Aetrix verify that SN74LS367ANSR is sourced from the original manufacturer or authorized distributors?

All SN74LS367ANSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS367ANSR meets industry standards.

7.What is the process for return or replacement of SN74LS367ANSR?

All SN74LS367ANSR units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS367ANSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SN74LS367ANSR part is unused and in its original packaging.

Return procedure for SN74LS367ANSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…