Texas Instruments SN74LS384N
- Part No.:
- SN74LS384N
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- -
- Datasheet:
-
SN74LS384N.pdf
- Description:
- MULTIPLEXER, LS SERIES TTL
- Quantity:
- Payment:

- Shipping:

Inventory:1,065
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SN74LS384N from Texas Instruments is an 8-bit by 1-bit two's-complement multiplier IC in a 16-pin PDIP package, operating at 5 V supply with typical propagation delay of 35 ns and maximum power dissipation of 120 mW. It performs signed binary multiplication for digital arithmetic units in legacy computing and instrumentation systems.
For engineers reviewing the SN74LS384N datasheet, SN74LS384N pinout, SN74LS384N application, or SN74LS384N equivalent, key selection criteria include its fixed 1-bit multiplier architecture, TTL-compatible input thresholds, guaranteed operation over 0°C to 70°C, and compatibility with standard LS logic families in arithmetic subsystems.
Technical Context
The SN74LS384N implements a dedicated combinational multiplier core that accepts one 8-bit two's-complement operand (A7–A0) and one 1-bit signed operand (B), producing a 9-bit two's-complement result (P8–P0). Its architecture avoids iterative addition or clocked control, delivering fully synchronous multiplication in a single TTL propagation cycle.
All inputs are TTL-compatible with VIH ≥ 2 V and VIL ≤ 0.8 V; outputs drive standard LS loads with VOH ≥ 2.7 V and VOL ≤ 0.5 V at VCC = 5 V. The device requires no external clocks or control sequencing-operation is purely level-sensitive and combinatorial.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 8-bit × 1-bit two's-complement multiplier - computes signed product P = A × B where A is 8-bit, B is 1-bit, output is 9-bit signed result. |
| Supply Voltage | 5 V ± 0.5 V - operates only within strict TTL voltage rail; not tolerant of 3.3 V or wide-range supplies. |
| Propagation Delay | 35 ns max (A/B to P0–P8) - defines worst-case timing budget for arithmetic pipeline stages in synchronous designs. |
| Power Dissipation | 120 mW max at 25°C - constrains thermal density in multi-IC arithmetic boards without forced cooling. |
| Operating Temperature | 0°C to +70°C - commercial-grade rating; not qualified for extended industrial or military temperature ranges. |
| Input Compatibility | TTL-level - interfaces directly with SN74LSxx, SN74Sxx, and other standard TTL families without level-shifting. |
Pinout & Package
SN74LS384N is housed in a 16-pin plastic dual in-line package (PDIP) with 0.3-inch body width and standard through-hole mounting footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A7 | 8-bit multiplicand inputs | Two's-complement signed operand bits; A0 = LSB, A7 = sign bit; all must be driven for valid result. |
| B | 1-bit multiplier input | Single signed bit; B = 0 → product = 0; B = 1 → product = A; B = –1 → product = –A (two's-complement negation). |
| P0–P8 | 9-bit product outputs | Two's-complement result; P0 = LSB, P8 = sign bit; latched only after propagation delay stabilizes. |
| VCC | Positive supply | Connected to +5 V; decoupling capacitor required near pin for noise suppression in high-speed logic environments. |
| GND | Ground reference | Signal and power return; must be low-impedance connection shared with other TTL devices on same board. |
Key Features
| Feature | Design Value |
|---|---|
| Combinatorial multiplication | Zero-clock-cycle operation enables integration into asynchronous arithmetic paths without state machine overhead. |
| Two's-complement arithmetic | Native support for signed operands eliminates need for external sign-extension or correction logic in DSP-like functions. |
| TTL-compatible I/O | Direct interface with legacy 74LS logic families simplifies board-level integration without level translators or buffers. |
| Fixed 1-bit multiplier architecture | Deterministic 35 ns delay and minimal gate count reduce timing uncertainty versus programmable or iterative multipliers. |
Applications
| Digital Function Generator | Legacy Data Acquisition System |
|---|---|
Use Scenario: Generating variable-amplitude waveforms using lookup tables scaled by real-time gain factors. IC Role / Device Role / Timing Role: SN74LS384N computes signed amplitude scaling factor × sample value in real time, feeding DAC input. Use Value: Enables precise 9-bit signed scaling with deterministic 35 ns latency-critical for stable waveform synthesis timing. |
Use Scenario: Converting raw sensor ADC codes into engineering units (e.g., volts, pressure) via linear calibration coefficients. IC Role / Device Role / Timing Role: SN74LS384N applies signed slope coefficient to 8-bit ADC output in hardware before microcontroller readout. Use Value: Offloads signed multiplication from CPU, reducing firmware latency and enabling higher sampling rates. |
| Industrial Control Panel Display | Early Microcomputer Arithmetic Coprocessor |
Use Scenario: Driving LED bar-graph displays with polarity-aware scaling (e.g., ±100% motor load indication). IC Role / Device Role / Timing Role: SN74LS384N multiplies sensor-derived percentage value by signed direction flag to determine display segment activation. Use Value: Provides immediate signed magnitude output for direct segment driver interfacing-no software sign handling needed. |
Use Scenario: Accelerating integer math in 8-bit microprocessor systems lacking native multiply instructions (e.g., Z80, 6502). IC Role / Device Role / Timing Role: SN74LS384N serves as a hardwired multiplier unit in coprocessor bus interface, accepting A and B via data bus and returning P0–P8. Use Value: Delivers 9-bit signed product in one memory cycle-faster than multi-cycle software routines and more predictable than ROM-based tables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar signed multiplication applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LS284N | 8-bit × 8-bit parallel multiplier; 45 ns propagation delay; 24-pin PDIP; requires full 8-bit B operand. | Supports full two-operand multiplication but consumes more board space and power; not drop-in replaceable. | Select SN74LS284N only when both operands vary and 9-bit × 9-bit dynamic range is required. |
| SN74LS181N | 4-bit ALU with arithmetic modes including ADD/SUB/compare; no native multiplication function; requires iterative implementation. | Offers flexible 4-bit operations but multiplies only via multi-cycle microcode or external control logic. | Choose SN74LS181N when system needs general-purpose ALU capability beyond multiplication, accepting added design complexity. |
Compared with SN74LS284N and SN74LS181N, the SN74LS384N delivers minimal-latency signed scaling for fixed 1-bit coefficient applications-ideal where operand simplicity, timing determinism, and board-space efficiency outweigh flexibility.
Availability
SN74LS384N is available at Aetrix Electronics and suitable for legacy system repair, industrial controller refurbishment, and educational electronics labs requiring stable component supply of through-hole TTL logic.
Supply support for SN74LS384N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor innovator founded in 1930, pioneering analog and logic technologies with broad manufacturing scale and long-term product lifecycle commitment.
The SN74LS384N belongs to TI's classic 74LS TTL logic family, designed specifically for high-reliability, low-latency arithmetic functions in pre-microprocessor digital systems and early embedded controllers.
FAQ
What is the primary arithmetic function of the SN74LS384N?
The SN74LS384N performs 8-bit by 1-bit two's-complement multiplication, accepting an 8-bit signed operand (A7–A0) and a single signed bit (B) to produce a 9-bit signed result (P8–P0). It operates combinatorially with no clock input, making it suitable for synchronous arithmetic pipelines where deterministic latency is critical. The SN74LS384N does not support multi-bit multipliers or unsigned-only operation.
Does the SN74LS384N require a clock signal to operate?
No, the SN74LS384N is a fully combinational device with no internal clock or state elements. Multiplication occurs asynchronously upon stabilization of inputs A0–A7 and B, with output P0–P8 valid after the specified propagation delay (max 35 ns). This eliminates clock-domain synchronization concerns and allows direct integration into level-sensitive logic paths. The SN74LS384N has no clock pin and ignores any external clock signals.
Can the SN74LS384N be used with 3.3-V logic systems?
No, the SN74LS384N is strictly a 5-V TTL device with input thresholds defined for VCC = 5 V ± 0.5 V. Its VIH minimum is 2.0 V and VIL maximum is 0.8 V, but output drive strength and noise margins are specified only at 5 V. Interfacing with 3.3-V systems requires level-shifting circuitry; direct connection risks unreliable switching and increased power consumption. The SN74LS384N is not 3.3-V tolerant.
What is the significance of the "LS" in SN74LS384N?
The "LS" denotes Low-Power Schottky TTL, indicating the SN74LS384N uses Schottky-clamped bipolar transistors to achieve lower power consumption (120 mW max) and faster switching (35 ns delay) than standard 74-series TTL. This places it in TI's second-generation TTL family optimized for balance between speed and power in mid-1980s digital systems. The SN74LS384N shares electrical compatibility with other 74LS devices but is not pin-compatible with non-LS variants.
Is the SN74LS384N still manufactured, or is it obsolete?
The SN74LS384N is discontinued by Texas Instruments and no longer in active production; however, Aetrix Electronics maintains verified legacy stock with full traceability and extended availability support. Units supplied meet original SDLS169 specifications and are suitable for repair, replacement, and low-volume production of legacy equipment. The SN74LS384N datasheet remains publicly archived by TI for design validation.
SN74LS384N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Circuit:
- -
- Independent Circuits:
- -
- Current - Output High, Low:
- -
- Voltage Supply Source:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SN74LS384N FAQ
1.How can I place an order for SN74LS384N through Aetrix?
Please submit a Request for Quotation (RFQ) for SN74LS384N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SN74LS384N reliable?
The price and inventory of SN74LS384N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SN74LS384N is usually 5 days.
3.What payment methods are accepted for SN74LS384N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SN74LS384N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SN74LS384N?
SN74LS384N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SN74LS384N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SN74LS384N?
For technical support, including SN74LS384N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SN74LS384N requirements.
6.How does Aetrix verify that SN74LS384N is sourced from the original manufacturer or authorized distributors?
All SN74LS384N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SN74LS384N meets industry standards.
7.What is the process for return or replacement of SN74LS384N?
All SN74LS384N units undergo pre-shipment inspection (PSI). If there is an issue with SN74LS384N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SN74LS384N part is unused and in its original packaging.
Return procedure for SN74LS384N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SN74LS384N Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

